CN105978571B - Gradually-appoximant analog-digital converter suitable for the input of single, double end - Google Patents
Gradually-appoximant analog-digital converter suitable for the input of single, double end Download PDFInfo
- Publication number
- CN105978571B CN105978571B CN201610273712.XA CN201610273712A CN105978571B CN 105978571 B CN105978571 B CN 105978571B CN 201610273712 A CN201610273712 A CN 201610273712A CN 105978571 B CN105978571 B CN 105978571B
- Authority
- CN
- China
- Prior art keywords
- switch
- input
- anode
- negative terminal
- control
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/12—Analogue/digital converters
- H03M1/34—Analogue value compared with reference values
- H03M1/38—Analogue value compared with reference values sequentially only, e.g. successive approximation type
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Analogue/Digital Conversion (AREA)
Abstract
The invention discloses a kind of gradually-appoximant analog-digital converter suitable for the input of single, double end, it includes input sample switch, anode capacitor array, negative terminal capacitor array, comparator, Approach by inchmeal control logic, anode selection switch arrays, negative terminal selection switch arrays, control switch group and switching switch；Anode capacitor array, comparator are switched by input sample and are connect with external positive phase input signal end；Negative terminal capacitor array, comparator are switched by input sample and are connect with external negative input signal end, negative terminal capacitor array is connect by control switch group and switching switch with external negative input signal end, negative terminal selection switch arrays are connect with the output end of Approach by inchmeal control logic, control switch group, and switching switch is connect with external positive signal input part, control switch group；And anode selection switch arrays, negative terminal selection switch arrays are connect with positive reference voltage terminal, negative reference voltage terminal respectively, the output end of comparator is connect with the input terminal of Approach by inchmeal control logic.The capacity area that technical solution of the present invention saves, reduces production cost.
Description
Technical field
The present invention relates to integrated circuit fields, relate more specifically to a kind of Approach by inchmeal mould suitable for the input of single, double end
Number converter.
Background technique
Referring to FIG. 1, Fig. 1 is the circuit structure of the present gradually-appoximant analog-digital converter for being suitable for the input of single, double end
Figure.As shown in Figure 1 for traditional gradually-appoximant analog-digital converter for being suitable for the input of single, double end be resolution ratio be N gradually
It approaches analog-digital converter (SAR ADC), including input sample switch S1, S2, S3, the anode capacitor array of N+1 capacitor composition
Cp0, Cp1 ... CpN, negative terminal capacitor array Cn0, Cn1 ... the CnN of N+1 capacitor composition, comparator CMP, Approach by inchmeal control
Logic SARL processed, the anode of N+1 switch composition select switch arrays Sp0, Sp1 ... SpN, the negative terminal of N+1 switch composition
Select switch Sn0, Sn1 ...~SnN；Wherein, VREFP is positive reference voltage, and VREFN is negative reference voltage, and positive benchmark electricity
Pressure, negative reference voltage select switch arrays to input the anode capacitor array, similarly, positive benchmark by the anode respectively
Voltage, negative reference voltage select switch arrays to input the negative terminal capacitor array by the negative terminal respectively；At a time
The specifically described positive reference voltage or negative reference voltage input the anode capacitor array, then each by the anode switch arrays
The selection end of a switch selects decision, and at a time the specifically described positive reference voltage or the input of negative reference voltage are described negative
Capacitor array is held, then is determined by the selection end selection of each switch of negative terminal switch arrays, it is specific as shown in Figure 1.VIP,VIN
Respectively external positive and negative input signal, VCM are an externally input common-mode signal；And at the N+1 anode capacitor CpN and N+1
The both ends of negative terminal capacitor CnN are shorted respectively switch SK.
For Differential Input application, entire Approach by inchmeal analog-digital conversion process is divided into sampling, keeps two phases.Sample phase
When position, switch S1, S2 closure, switch S3, Sk are disconnected, and positive and negative terminal capacitor array samples external input signal VIP, VIN.Anode
The top crown of each capacitor of capacitor array Cp0, Cp1 ... CpN is entered external positive input signal VIP, and bottom crown is entered
Negative reference voltage VREFN；The top crown of each capacitor of negative terminal capacitor array Cn0, Cn1 ... CnN is entered external negative input
Signal VIN, bottom crown are entered positive reference voltage VREFP.When keeping phase, switch S1, S2, S3, Sk are disconnected, according to comparing
The comparison result of device output selects the bottom crown of corresponding capacitor to be entered positive reference voltage VREFP or negative reference voltage by turn
VREFN.Comparator voltage difference of the two ends are as follows:
Vtp-Vtn=(Da[N-1]/2+Da[N-2]/22+...+Da[1]2n-2+Da[0]2n-1)×(VREFP,VREFN)
-(Db[N-1]/2+Db[N-2]22+...+Db[1]2n-2+Db[0]2n-1)×(VREFP,VREFN)
-(VIP-VIN)
Wherein, Da[i] and Db[i] is reciprocal, i=0~n-1, and Da[i] or DbWhen [i] is " 1 ", corresponding capacitor bottom crown quilt
Positive reference voltage VREFP is inputted, if Da[i] or DbWhen [i] is " 0 ", corresponding capacitor bottom crown is entered negative reference voltage VREFN.
For single ended input application.When sampling phase, switch S1, S3 closure, switch S2 are disconnected.In order to guarantee resolution, N
Invariant position, switch Sk closure, the capacitor for participating in sampling in this way increase one times.Since when single ended input, only one input signal
VIP is changed, and another input VCM is common mode electrical level, and input range reduces half.So positive and negative terminal capacitor array needs
Each capacitor for increasing CpN, a CnN, that is, entire capacitor array is made to increase one times.Comparator input voltage can similarly be obtained
Difference are as follows:
Vtp-Vtn=(Da[N]/2+Da[N-1]/22+...+Da[1]/2n-1+Da[0]/2n)×(VREFP,VREFN)
+(VREFP-VREFN)/2
-(Db[N]/2+Db[N-1]/22+...+Db[1]/2n-1+Db[0]/2n)×(VREFP,VREFN)-(VIP-VCM)
It can be seen from the above, resolution ratio remains unchanged when in order to guarantee difference, single ended input, single ended input is believed due to input
Number Amplitude Ratio Differential Input is half, so that capacitor needs double when traditional structure single-ended applications, therefore structure is complicated, at
This height.
Therefore, it is necessary to provide the improved gradually-appoximant analog-digital converter suitable for the input of single, double end of one kind to overcome
Drawbacks described above.
Summary of the invention
The object of the present invention is to provide a kind of gradually-appoximant analog-digital converter suitable for the input of single, double end, the present invention exists
Single-ended, Differential Input is remained unchanged using lower capacitor, is saved the capacity area of half, is reduced production cost.
To achieve the above object, the present invention provides a kind of gradually-appoximant analog-digital converter suitable for the input of single, double end, and
The resolution ratio of the gradually-appoximant analog-digital converter is N, and N is the natural number greater than 1；It includes input sample switch, N number of electricity
Hold the anode capacitor array of composition, the negative terminal capacitor array of N number of capacitor composition, comparator, Approach by inchmeal control logic, N number of open
Close the control switch of the anode selection switch arrays of composition, the negative terminal selection switch arrays of N number of switch composition, N number of switch composition
Group and switching switch；The anode capacitor array, the comparator normal phase input end pass through input sample switch with
External positive phase input signal end connection, and the anode capacitor array also pass through the anode selection switch arrays and it is described gradually
The output end connection of control logic is approached, the anode selection switch arrays are connected to the anode capacitor array and Approach by inchmeal
Between the output end of control logic；The negative terminal capacitor array, the comparator inverting input terminal pass through it is described input adopt
Sample switch is connect with external negative input signal end, and the negative terminal capacitor array is also opened by the control switch group and switching
It closes and is connect with external negative input signal end, negative terminal selects the switch arrays output with the Approach by inchmeal control logic respectively
End, the connection of control switch group, the negative terminal selection switch arrays are connected to the control switch group and Approach by inchmeal control logic
Output end between, the control switch group be connected to the negative terminal capacitor array and negative terminal selection switch arrays between, it is described
Switching switch one end is connect with external positive signal input part, and the other end is connect with control switch group；And anode selects switch arrays
Column, negative terminal selection switch arrays connect respectively with positive reference voltage terminal, negative reference voltage terminal, the output end of the comparator and
The input terminal of the Approach by inchmeal control logic connects.
Preferably, the input sample switch includes first switch, second switch and third switch；The first switch one
End is connect with external positive phase input signal end, and the other end is connect with the normal phase input end of the anode capacitor array, comparator；Institute
It states second switch one end to connect with external negative input signal end, the reverse phase of the other end and the negative terminal capacitor array, comparator
Input terminal connection；The third switchs one end and connect with external common-mode signal input part, the other end and the negative terminal capacitor array,
The inverting input terminal of comparator connects.
Preferably, the top crown of each capacitor of the anode capacitor array with the other end of the first switch, ratio
Normal phase input end compared with device connects, and the bottom crown of each capacitor of the anode capacitor array selects switch to connect with corresponding anode
It connects, bottom crown and the selection switch connection of j-th anode of j-th anode capacitor, J is the natural number greater than 1 and less than N；It is described
Anode selects each anode of switch arrays to select the control terminal switched the output end with the Approach by inchmeal control logic respectively
The selection end of connection, each anode selection switch is connect with positive reference voltage terminal, negative reference voltage terminal.
Preferably, it is described switching switch one end with outside positive signal input part connect, control switch group each
The selection end of control switch is selected with the negative terminal of the other end of the switching switch, corresponding negative terminal selection switch arrays respectively
Switch connection, selection end and the selection switch connection of i-th negative terminal of i-th control switch, I is the nature greater than 1 and less than N
Number；The selection end of each negative terminal selection switch is connect with positive reference voltage terminal, negative reference voltage terminal, and the selection of each negative terminal is opened
The control terminal of pass is connect with the output end of the Approach by inchmeal control logic.
Preferably, each control is opened when the level of the control terminal of each control switch of control switch group is low level
The selection end of pass is connect with the other end of the switching switch；When the electricity of the control terminal of each control switch of control switch group
When putting down as high level, the selection end of each control switch selects switch connection with corresponding negative terminal.
Preferably, the bottom crown of each capacitor of the negative terminal capacitor array with the other end of the second switch,
Three switch the other ends, comparator inverting input terminal connection, the top crown of each capacitor of the negative terminal capacitor array with it is right
The control switch connection answered, the upper pole pole of k-th negative terminal capacitor connect with k-th control switch, K be greater than 1 and be less than N oneself
So number
Compared with prior art, the gradually-appoximant analog-digital converter for being suitable for the input of single, double end of the invention is due to being added
The control switch group and the switch control of switching switch save so that single-ended, Differential Input is remained unchanged using lower capacitor
The capacity area of half, reduces production cost.
Through the following description and in conjunction with the attached drawings, the present invention will become more fully apparent, these attached drawings are used to explain the present invention
Embodiment.
Detailed description of the invention
Fig. 1 is the circuit structure diagram of the gradually-appoximant analog-digital converter for being suitable for the input of single, double end of the prior art.
Fig. 2 is the structural block diagram for the gradually-appoximant analog-digital converter that the present invention is suitable for the input of single, double end.
Fig. 3 is the circuit structure diagram for the gradually-appoximant analog-digital converter that the present invention is suitable for the input of single, double end.
Specific embodiment
The embodiment of the present invention described referring now to the drawings, similar element numbers represent similar element in attached drawing.Such as
Upper described, the present invention provides a kind of gradually-appoximant analog-digital converters suitable for the input of single, double end, and the present invention is single-ended, poor
Divide input to remain unchanged using lower capacitor, saves the capacity area of half, reduce production cost.
Referring to FIG. 2, Fig. 2 is the structural block diagram for the gradually-appoximant analog-digital converter that the present invention is suitable for the input of single, double end.
The resolution ratio of the gradually-appoximant analog-digital converter of the gradually-appoximant analog-digital converter for being suitable for the input of single, double end of the invention is N
Position, N are the natural number greater than 1, and in practical applications, the value of N can be selected according to particular condition in use.As shown in Fig. 2, this
The gradually-appoximant analog-digital converter for being suitable for the input of single, double end of invention includes the anode of input sample switch, N number of capacitor composition
The anode that capacitor array, the negative terminal capacitor array of N number of capacitor composition, comparator, Approach by inchmeal control logic, N number of switch form
Select the control switch group and switching switch of switch arrays, the negative terminal selection switch arrays of N number of switch composition, N number of switch composition；
The anode capacitor array, the comparator normal phase input end pass through input sample switch and believe with external positive input
Number end connection, and the anode capacitor array also passes through the anode and selects switch arrays and the Approach by inchmeal control logic
Output end connection, the anode selection switch arrays are connected to the output of the anode capacitor array and Approach by inchmeal control logic
Between end, thus by the Approach by inchmeal control logic to the anode select switch arrays control, and control it is described just
Sampling of the capacitor array to external positive input signal is held, and the positive that the signal after sampling is input to the comparator is inputted
End；The negative terminal capacitor array, the comparator inverting input terminal pass through input sample switch and outside negative is defeated
Enter signal end connection, and the negative terminal capacitor array is also believed by the control switch group and switching switch with external negative input
Number end connection, negative terminal selection switch arrays connect respectively with the output end of the Approach by inchmeal control logic, control switch group, institute
It states negative terminal selection switch arrays to be connected between the control switch group and the output end of Approach by inchmeal control logic, the control
Switching group is connected between the negative terminal capacitor array and negative terminal selection switch arrays, described switching switch one end and external positive
Signal input part connection, the other end are connect with control switch group, to be realized by the Approach by inchmeal control logic to described
Negative terminal selects the control of switch arrays, and the negative terminal selection switch arrays control institute by the cooperation with the control switch group
Sampling of the negative terminal capacitor array to external negative input signal is stated, and the signal after sampling is input to the positive of the comparator
Input terminal, and the control by the Approach by inchmeal control logic to negative terminal selection switch arrays, the negative terminal selection are opened
Closing array, to control the negative terminal capacitor array defeated to external positive and the cooperation with the control switch group and selection switch
Enter the sampling of signal；In addition, anode selection switch arrays, negative terminal selection switch arrays respectively with positive reference voltage terminal, negative base
Quasi- voltage end connection, so that the positive reference voltage and negative reference voltage can input the anode capacitor array, negative terminal electricity respectively
Hold array；The output end of the comparator is connect with the input terminal of the Approach by inchmeal control logic, so that the comparator is defeated
Signal is out to control the output of the Approach by inchmeal control logic.
Specifically, please it is suitable for the Approach by inchmeal analog-to-digital conversion of single, double end input for the present invention in conjunction with reference Fig. 3, Fig. 3
The circuit structure diagram of device.As shown, the input sample switch includes that first switch S1, second switch S2 and third switch
S3；The one end the first switch S1 is connect with external positive phase input signal end, the other end and the anode capacitor array, comparator
The normal phase input end of CMP connects, so that positive phase input signal VIP is passed through the first switch by external positive phase input signal end
S1 inputs the normal phase input end of the anode capacitor array and comparator CMP, wherein the anode capacitor array include it is N number of just
Hold capacitor Cp0, Cp1 ... CpN-1；The one end the second switch S2 is connect with external negative input signal end, the other end and institute
State the inverting input terminal connection of negative terminal capacitor array, comparator CMP, wherein the negative terminal capacitor array includes N number of negative terminal capacitor
Cn0,Cn1……CnN-1；Described one end third switch S3 is connect with external common-mode signal input part, the other end and the negative terminal
The inverting input terminal connection of capacitor array, comparator CMP so that external negative input signal end by negative input signal VIN,
Common-mode signal VCM is inputted the negative terminal capacitor array and comparator by the first switch S1 by external common-mode signal input part
The inverting input terminal of CMP.
The other end, comparator of the top crown of each capacitor of the anode capacitor array with the first switch S1
The normal phase input end of CMP connects, and the bottom crown of each capacitor of the anode capacitor array selects switch to connect with corresponding anode
It connects, and anode selection switch arrays include N number of anode selection switch Sp0, Sp1 ... SpN-1；J-th anode capacitor CpJ
Bottom crown and j-th anode selection switch SpJ connect, J is the natural number greater than 1 and less than N, i.e., each anode capacitor
It connects one to one with each anode selection switch；The control of each anode selection switch of the anode selection switch arrays
End processed is connect with the output end of the Approach by inchmeal control logic SARL respectively, each anode of the anode selection switch arrays
The selection end of selection switch is connect with positive reference voltage terminal, negative reference voltage terminal, to pass through the selection switch choosing of each anode
It selects and is connect with positive reference voltage terminal or negative reference voltage terminal, and select to be positive reference voltage VREFP or negative reference voltage
VREFN is input to the bottom crown of corresponding anode capacitor.
One end of the switching switch S4 is connect with external positive signal input part, each control of control switch group is opened
The selection end of pass is connected with the switch of the other end of the selection switch S4, corresponding negative terminal selection switch arrays respectively, and
The control switch group includes N number of control switch T0, T1 ... TN-1；The selection end of i-th control switch TI and i-th negative terminal
Switch SnI connection is selected, I is the natural number greater than 1 and less than N, and negative terminal selection switch arrays include N number of negative terminal selection
Switch Sn0, Sn1 ... SpN-1；I.e. each negative terminal selection switch connects one to one with control switch.And of the invention excellent
It selects in embodiment, when the level of the control terminal of each control switch of control switch group is low level, each control switch
Selection end is connect with the other end of the switching switch S4；When the level of the control terminal of each control switch of control switch group
When for high level, the selection end of each control switch selects switch connection with corresponding negative terminal；So that every when control switch group
When the level of the control terminal of a control switch is low level, the positive phase input signal VIP is input to the negative terminal capacitor array
Top crown；Wherein, the control terminal of each control switch is connect with external circuit, to control each control by external circuit
The low and high level of the control terminal of switch is made, this is common technical means in the art, not described in detail herein described.The negative terminal choosing
The selection end for selecting each negative terminal selection switch of switch arrays is connect with positive reference voltage terminal, negative reference voltage terminal, and described
Negative terminal selects output of the control terminal of each negative terminal selection switch of switch arrays with the Approach by inchmeal control logic SARL
End connection；To which the output of the Approach by inchmeal control logic SARL controls each negative terminal choosing of the negative terminal selection switch arrays
The selection end for selecting switch is connect with positive reference voltage terminal or negative reference voltage terminal, is selection positive group to control at a time
Quasi- voltage VREFP or negative reference voltage VREFN input, so that in the control terminal of each control switch when control switch group
Level be high level when, positive reference voltage VREFP or negative reference voltage VREFN are input to the negative terminal capacitor and turn array
The top crown of each capacitor.
The bottom crown of each capacitor of the negative terminal capacitor array is switched with the other end of the second switch S2, third
The inverting input terminal connection of the other end of S3, comparator CMP, the top crown of each capacitor of the negative terminal capacitor array with it is corresponding
Control switch connection, the top crown of k-th negative terminal capacitor connect with k-th control switch, and K is the nature greater than 1 and less than N
Number；To which negative input signal VIN inputs the bottom crown of each negative terminal capacitor, common mode input by the second switch S2
Signal VCM inputs the bottom crown of each negative terminal capacitor by the third switch S3.
The working principle that the present invention is suitable for the gradually-appoximant analog-digital converter of single, double end input is following (defeated with fully differential
For entering, single ended input situation is similar):
The course of work is divided into two sampling, conversion phases.In sampling phase, analog input signal is first switched by input sample
It samples on capacitor array, positive phase input signal VIP is sampled each capacitor Cp0, Cp1 ... CpN-1's of anode capacitor array
Top crown, negative input signal VIN are sampled the bottom crown of each capacitor Cn0, Cn1 ... CnN-1 of negative terminal capacitor array.Turning
Highest order control signal DaN-1 is set "high" first by commutation, Approach by inchmeal control logic SARL, and DbN-1 sets " low ", remaining DaN-
2 to D0 be " low ", and DbN-2 to Db0 is "high", is equivalent to the size for comparing VIP-VIN Yu (VREFP-VREFN)/2 in this way, if
Secondary high-order control signal DaN-2 is then set "high" by VIP-VIN > (VREFP-VREFN)/2, and DbN-2 sets " low ", remaining control letter
It number remains unchanged.If VIP-VIN < (VREFP-VREFN)/2, secondary high-order control signal DaN-2 is set " low ", DbN-2 is set
"high", remaining control signal remain unchanged.And so on, to the last a completion is compared.Again by the total n digit of DaN-1 to Da0
According to output.
Specifically, in single ended input application, sampling, first switch S1, third switch S3, switching switch S4 closure, the
Two switch S2 are disconnected, and the level of its control terminal of each control switch T0, T1 ... TN-1 is low level, i.e., each negative terminal capacitor
The top crown of Cn0, Cn1 ... CnN-1 are entered positive phase input signal VIP.Keep phase when, first switch S1, second switch S2,
Third switch S3, switching switch S4 are disconnected, and the level of its control terminal of each control switch T0, T1 ... TN-1 is high level, i.e.,
The bottom crown of each negative terminal capacitor Cn0, Cn1 ... CnN-1 is entered positive reference voltage VREFP or negative reference voltage VREFN.Root
According to comparator CMP output comparison result VC by turn select correspondence capacitor bottom crown be entered positive reference voltage VREFP or
Negative reference voltage VREFN.In this way, it is poor to obtain comparator CMP input voltage are as follows:
Vtp-Vtn=(DaN-1/22+...+Da1/2n-1+Da0/2n)×(VREFP,VREFN)
+(VREFP-VREFN)/2
-(DbN-1/22+...+Db1/2n-1+Db0/2n)×(VREFP,VREFN)-(VIP-VCM)
Because positive phase input signal VIP is sampled simultaneously by positive and negative terminal capacitor, under single ended input application, participates in sampling, keeps
Capacitor and traditional structure single-ended applications under.But total capacitance array can save the capacitor CpN and CnN of highest order, therefore
The area ratio traditional structure of capacitor array reduces half.
Combining most preferred embodiment above, invention has been described, but the invention is not limited to implementations disclosed above
Example, and various modifications, equivalent combinations according to the essence of the present invention should be covered.
Claims (4)
1. a kind of gradually-appoximant analog-digital converter suitable for the input of single, double end, and point of the gradually-appoximant analog-digital converter
Resolution is N, and N is the natural number greater than 1；It is characterised in that it includes the anode capacitor of input sample switch, N number of capacitor composition
The anode selection of array, the negative terminal capacitor array of N number of capacitor composition, comparator, Approach by inchmeal control logic, N number of switch composition
The control switch group and switching switch of switch arrays, the negative terminal selection switch arrays of N number of switch composition, N number of switch composition；It is described
Anode capacitor array, the comparator normal phase input end pass through input sample switch and external positive phase input signal end
Connection, and the anode capacitor array also selects the output of switch arrays and the Approach by inchmeal control logic by the anode
End connection, anode selection switch arrays be connected to the anode capacitor array and Approach by inchmeal control logic output end it
Between；The negative terminal capacitor array, the comparator inverting input terminal pass through input sample switch and outside negative is defeated
Enter signal end connection, and the negative terminal capacitor array is also believed by the control switch group and switching switch with external negative input
Number end connection, negative terminal selection switch arrays connect respectively with the output end of the Approach by inchmeal control logic, control switch group, institute
It states negative terminal selection switch arrays to be connected between the control switch group and the output end of Approach by inchmeal control logic, the control
Switching group is connected between the negative terminal capacitor array and negative terminal selection switch arrays, described switching switch one end and external positive
Signal input part connection, the other end are connect with control switch group；And anode selection switch arrays, negative terminal selection switch arrays are divided equally
It is not connect with positive reference voltage terminal, negative reference voltage terminal, the output end of the comparator and the Approach by inchmeal control logic
Input terminal connection；One end of the switching switch is connect with external positive signal input part, each control of control switch group
The selection end of switch selects to switch with the negative terminal of the other end of the switching switch, corresponding negative terminal selection switch arrays respectively
Connection, selection end and the selection switch connection of i-th negative terminal of i-th control switch, I is the natural number greater than 1 and less than N；Respectively
The selection end of a negative terminal selection switch is connect with positive reference voltage terminal, negative reference voltage terminal, and each negative terminal selection switch
Control terminal is connect with the output end of the Approach by inchmeal control logic；When the control terminal of each control switch of control switch group
Level be low level when, the selection end of each control switch with it is described switch switch the other end connect；When control switch group
Each control switch control terminal level be high level when, the selection end of each control switch is selected with corresponding negative terminal
Switch connection.
2. being suitable for the gradually-appoximant analog-digital converter of single, double end input as described in claim 1, which is characterized in that described
Input sample switch includes first switch, second switch and third switch；Described first switch one end and external positive input are believed
Number end connection, the other end connect with the normal phase input end of the anode capacitor array, comparator；Described second switch one end and outer
The connection of portion negative input signal end, the other end are connect with the inverting input terminal of the negative terminal capacitor array, comparator；The third
Switch one end is connect with external common-mode signal input part, the inverting input terminal of the other end and the negative terminal capacitor array, comparator
Connection.
3. being suitable for the gradually-appoximant analog-digital converter of single, double end input as claimed in claim 2, which is characterized in that described
The top crown of each capacitor of anode capacitor array connects with the normal phase input end of the other end of the first switch, comparator
It connects, the bottom crown of each capacitor of the anode capacitor array selects switch connection with corresponding anode, j-th anode capacitor
Bottom crown and the selection switch connection of j-th anode, J is the natural number greater than 1 and less than N；The anode selection switch arrays
The control terminal of each anode selection switch is connect with the output end of the Approach by inchmeal control logic respectively, and each anode selection is opened
The selection end of pass is connect with positive reference voltage terminal, negative reference voltage terminal.
4. being suitable for the gradually-appoximant analog-digital converter of single, double end input as claimed in claim 3, which is characterized in that described
The bottom crown of each capacitor of negative terminal capacitor array with the other end of the second switch, third switch the other end, compared with
The inverting input terminal of device connects, and the top crown of each capacitor of the negative terminal capacitor array is connected with corresponding control switch, K
The upper pole pole of a negative terminal capacitor is connect with k-th control switch, and K is the natural number greater than 1 and less than N.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201610273712.XA CN105978571B (en) | 2016-04-28 | 2016-04-28 | Gradually-appoximant analog-digital converter suitable for the input of single, double end |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201610273712.XA CN105978571B (en) | 2016-04-28 | 2016-04-28 | Gradually-appoximant analog-digital converter suitable for the input of single, double end |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN105978571A CN105978571A (en) | 2016-09-28 |
| CN105978571B true CN105978571B (en) | 2019-07-05 |
Family
ID=56994263
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201610273712.XA Active CN105978571B (en) | 2016-04-28 | 2016-04-28 | Gradually-appoximant analog-digital converter suitable for the input of single, double end |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN105978571B (en) |
Families Citing this family (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN107968656B (en) * | 2016-10-20 | 2021-08-20 | 国民技术股份有限公司 | Successive approximation type analog-digital converter and application switching method thereof |
| EP3432475A4 (en) * | 2017-05-22 | 2019-05-01 | Shenzhen Goodix Technology Co., Ltd. | Capacitive successive approximation analogue-to-digital converter |
| CN107835023B (en) * | 2017-12-01 | 2021-05-07 | 西安电子科技大学 | Successive approximation type digital-to-analog converter |
| CN109245768B (en) * | 2018-09-19 | 2022-04-05 | 中国电子科技集团公司第二十四研究所 | SAR ADC with high-precision sampling switch |
| CN114448436A (en) * | 2022-02-10 | 2022-05-06 | 芯海科技（深圳）股份有限公司 | ADC circuit and control method thereof |
Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102111156A (en) * | 2011-02-18 | 2011-06-29 | 深圳市锐能微科技有限公司 | Successive approximation register analog-to-digital conversion circuit for realizing minimal dynamic range |
| CN104485961A (en) * | 2015-01-06 | 2015-04-01 | 吴江圣博瑞信息科技有限公司 | Monotonic switching method and circuit for successive approximation type analog-digital converter |
| CN105049051A (en) * | 2015-07-28 | 2015-11-11 | 青岛歌尔声学科技有限公司 | Successive approximation type analog-to-digital conversion circuit and electronic device having same |
| CN105187065A (en) * | 2015-07-17 | 2015-12-23 | 西安邮电大学 | Successive approximation ADC ultra-low power consumption capacitor array and logic control method thereof |
| CN105375923A (en) * | 2015-11-30 | 2016-03-02 | 上海华虹宏力半导体制造有限公司 | Digital self-calibration circuit and method of successive approximation analog to digital converter |
| CN105391451A (en) * | 2015-11-30 | 2016-03-09 | 江苏芯力特电子科技有限公司 | Successive approximation register analog to digital converter (SAR ADC) and switching method during analog-digital conversion thereof |
Family Cites Families (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US8754798B2 (en) * | 2011-12-21 | 2014-06-17 | Realtek Semiconductor Corp. | High-speed successive-approximation-register analog-to-digital converter and method thereof |
-
2016
- 2016-04-28 CN CN201610273712.XA patent/CN105978571B/en active Active
Patent Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102111156A (en) * | 2011-02-18 | 2011-06-29 | 深圳市锐能微科技有限公司 | Successive approximation register analog-to-digital conversion circuit for realizing minimal dynamic range |
| CN104485961A (en) * | 2015-01-06 | 2015-04-01 | 吴江圣博瑞信息科技有限公司 | Monotonic switching method and circuit for successive approximation type analog-digital converter |
| CN105187065A (en) * | 2015-07-17 | 2015-12-23 | 西安邮电大学 | Successive approximation ADC ultra-low power consumption capacitor array and logic control method thereof |
| CN105049051A (en) * | 2015-07-28 | 2015-11-11 | 青岛歌尔声学科技有限公司 | Successive approximation type analog-to-digital conversion circuit and electronic device having same |
| CN105375923A (en) * | 2015-11-30 | 2016-03-02 | 上海华虹宏力半导体制造有限公司 | Digital self-calibration circuit and method of successive approximation analog to digital converter |
| CN105391451A (en) * | 2015-11-30 | 2016-03-09 | 江苏芯力特电子科技有限公司 | Successive approximation register analog to digital converter (SAR ADC) and switching method during analog-digital conversion thereof |
Also Published As
| Publication number | Publication date |
|---|---|
| CN105978571A (en) | 2016-09-28 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN105978571B (en) | Gradually-appoximant analog-digital converter suitable for the input of single, double end | |
| CN106301364B (en) | A kind of gradual approaching A/D converter structure and its low power consumption switch method | |
| CN105391451B (en) | Switching method when a kind of gradual approaching A/D converter and its analog-to-digital conversion | |
| KR101972689B1 (en) | How to Reduce DAC Capacitor Arrays and Analog-to-Digital Converters, Analog-to-Digital Converter Power Consumption | |
| CN104158546B (en) | A kind of adc circuit of single-ended conversion Approach by inchmeal structure | |
| CN110504965B (en) | Two-step monoclinic analog-to-digital converter with novel structure | |
| TWI521887B (en) | Successive approximation register anolog-to-digital converter | |
| CN105897272B (en) | Successive approximation analog-digital converter and its control method | |
| CN108476024B (en) | DAC capacitor array, SAR analog-to-digital converter and method for reducing power consumption | |
| CN105827245B (en) | A kind of successive approximation analog-digital converter structure | |
| CN106301377A (en) | Successive approximation is simulated to digital converter | |
| JPH06152420A (en) | A/d converter | |
| CN109379082B (en) | Successive approximation analog-to-digital converter | |
| CN104168025B (en) | A kind of charge type streamline gradual approaching A/D converter | |
| CN104092466B (en) | Assembly line successive approximation analog-to-digital converter | |
| CN108306644A (en) | Based on 10 super low-power consumption gradual approaching A/D converter front-end circuits | |
| CN109474278A (en) | Super low-power consumption gradual approaching A/D converter based on Charge scaling | |
| CN109639282A (en) | A kind of low-power consumption SYN register type successive approximation analog to digital C of single ended input | |
| CN107888190B (en) | Successive approximation type analog-digital converter based on asymmetric differential capacitor array | |
| CN108631778A (en) | Gradually-appoximant analog-digital converter and conversion method | |
| CN110071723A (en) | A kind of pseudo- common mode switch method for gradual approaching A/D converter | |
| CN110971236B (en) | Successive approximation type analog-to-digital converter and analog-to-digital conversion method | |
| CN205596102U (en) | Analog to digital conversion circuit and analog -digital conversion chip | |
| CN108111171A (en) | Suitable for differential configuration gradual approaching A/D converter dullness formula method of switching | |
| CN108832928B (en) | Common-mode voltage correction circuit of SAR ADC capacitor array and correction method thereof |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |