CN105794111B - 在加电和断电序列期间控制电流 - Google Patents

在加电和断电序列期间控制电流 Download PDF

Info

Publication number
CN105794111B
CN105794111B CN201480065562.2A CN201480065562A CN105794111B CN 105794111 B CN105794111 B CN 105794111B CN 201480065562 A CN201480065562 A CN 201480065562A CN 105794111 B CN105794111 B CN 105794111B
Authority
CN
China
Prior art keywords
supply voltage
circuit
power supply
output
pad
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201480065562.2A
Other languages
English (en)
Chinese (zh)
Other versions
CN105794111A (zh
Inventor
D·M·拉加歌帕
R·帕塔萨拉蒂
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Texas Instruments Inc
Original Assignee
Texas Instruments Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Texas Instruments Inc filed Critical Texas Instruments Inc
Publication of CN105794111A publication Critical patent/CN105794111A/zh
Application granted granted Critical
Publication of CN105794111B publication Critical patent/CN105794111B/zh
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/007—Fail-safe circuits
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0175—Coupling arrangements; Interface arrangements
    • H03K19/0185—Coupling arrangements; Interface arrangements using field effect transistors only
    • H03K19/018507—Interface arrangements
    • H03K19/018521—Interface arrangements of complementary type, e.g. CMOS

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Logic Circuits (AREA)
CN201480065562.2A 2013-10-01 2014-09-29 在加电和断电序列期间控制电流 Active CN105794111B (zh)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US14/043,565 2013-10-01
US14/043,565 US9000799B1 (en) 2013-10-01 2013-10-01 Method to achieve true fail safe compliance and ultra low pin current during power-up sequencing for mobile interfaces
PCT/US2014/058011 WO2015050812A1 (en) 2013-10-01 2014-09-29 Controlling current during power-up and power -down sequences

Publications (2)

Publication Number Publication Date
CN105794111A CN105794111A (zh) 2016-07-20
CN105794111B true CN105794111B (zh) 2019-03-15

Family

ID=52739504

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201480065562.2A Active CN105794111B (zh) 2013-10-01 2014-09-29 在加电和断电序列期间控制电流

Country Status (5)

Country Link
US (1) US9000799B1 (https=)
EP (1) EP3053271B1 (https=)
JP (1) JP6685221B2 (https=)
CN (1) CN105794111B (https=)
WO (1) WO2015050812A1 (https=)

Families Citing this family (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9800230B1 (en) 2016-06-29 2017-10-24 Qualcomm Incorporated Latch-based power-on checker
US10686438B2 (en) * 2017-08-29 2020-06-16 Taiwan Semiconductor Manufacturing Co., Ltd. Glitch preventing input/output circuits
DE102018110561B4 (de) * 2017-08-29 2026-03-26 Taiwan Semiconductor Manufacturing Co., Ltd. Störimpuls-verhindernde Eingabe-/Ausgabe-Schaltungen und Verfahren zu deren Betrieb
US10666257B1 (en) 2018-11-02 2020-05-26 Texas Instruments Incorporated Failsafe, ultra-wide voltage input output interface using low-voltage gate oxide transistors
US10673436B1 (en) * 2018-11-30 2020-06-02 Texas Instruments Incorporated Failsafe device
US10707876B1 (en) * 2019-01-18 2020-07-07 Qualcomm Incorporated High-voltage and low-voltage signaling output driver
EP3863179A1 (en) * 2020-02-06 2021-08-11 Nexperia B.V. Dual power supply detection circuit
US11132010B1 (en) * 2020-06-18 2021-09-28 Apple Inc. Power down detection for non-destructive isolation signal generation
US11711076B2 (en) 2021-04-30 2023-07-25 Taiwan Semiconductor Manufacturing Company, Ltd. Power on control circuits and methods of operating the same
US12160237B2 (en) * 2021-06-24 2024-12-03 Stmicroelectronics International N.V. Integrated circuit with output driver that compensates for supply voltage variations
CN116224018B (zh) * 2022-12-28 2025-09-16 中科亿海微电子科技（苏州）有限公司 一种芯片上电检测电路、方法及fpga芯片

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6586974B1 (en) * 2002-05-08 2003-07-01 Agilent Technologies, Inc. Method for reducing short circuit current during power up and power down for high voltage pad drivers with analog slew rate control
CN1841730A (zh) * 2005-03-30 2006-10-04 中芯国际集成电路制造(上海)有限公司 用于避免多电源输入/输出的瞬态短路电流的上电解决方法
CN102841548A (zh) * 2001-07-23 2012-12-26 英特尔公司 在休眠模式期间控制信号状态和漏电流的电路和方法

Family Cites Families (22)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5345422A (en) * 1990-07-31 1994-09-06 Texas Instruments Incorporated Power up detection circuit
US6204701B1 (en) * 1994-05-31 2001-03-20 Texas Instruments Incorporated Power up detection circuit
US6826730B2 (en) * 1998-12-15 2004-11-30 Texas Instruments Incorporated System and method for controlling current in an integrated circuit
US6271679B1 (en) * 1999-03-24 2001-08-07 Altera Corporation I/O cell configuration for multiple I/O standards
US6388469B1 (en) * 1999-08-13 2002-05-14 Cypress Semiconductor Corp. Multiple power supply output driver
US6323704B1 (en) * 2000-08-08 2001-11-27 Motorola Inc. Multiple voltage compatible I/O buffer
FR2822956B1 (fr) * 2001-04-02 2003-06-06 St Microelectronics Sa Dispositif de detection d'alimentation
US6853221B1 (en) * 2001-10-23 2005-02-08 National Semiconductor Corporation Power-up detection circuit with low current draw for dual power supply circuits
US6856168B2 (en) * 2002-08-12 2005-02-15 Broadcom Corporation 5 Volt tolerant IO scheme using low-voltage devices
JP2004179470A (ja) * 2002-11-28 2004-06-24 Sharp Corp 半導体入出力回路
JP2006352204A (ja) * 2005-06-13 2006-12-28 Seiko Epson Corp 電位検出回路及びそれを備える半導体集積回路
RU2308146C2 (ru) * 2005-12-13 2007-10-10 Общество с ограниченной ответственностью "Юник Ай Сиз" Устройство защиты выводов интегральных схем со структурой мдп от электростатических разрядов
JP4160088B2 (ja) * 2006-09-13 2008-10-01 株式会社ルネサステクノロジ 半導体装置
US7873854B2 (en) * 2007-10-01 2011-01-18 Silicon Laboratories Inc. System for monitoring power supply voltage
US7786760B2 (en) * 2007-10-24 2010-08-31 National Sun Yat-Sen University I/O buffer circuit
US7839174B2 (en) * 2008-12-09 2010-11-23 Himax Technologies Limited Mixed-voltage tolerant I/O buffer and output buffer circuit thereof
US8004312B2 (en) * 2009-01-15 2011-08-23 Lsi Corporation Fail safe I/O driver with pad feedback slew rate control
US8063674B2 (en) * 2009-02-04 2011-11-22 Qualcomm Incorporated Multiple supply-voltage power-up/down detectors
US20100264975A1 (en) * 2009-04-17 2010-10-21 Scott Gregory S Level Shifter with Rise/Fall Delay Matching
KR20100116253A (ko) * 2009-04-22 2010-11-01 삼성전자주식회사 입출력 회로 및 이를 포함하는 집적회로 장치
US8421516B2 (en) 2009-10-23 2013-04-16 Arm Limited Apparatus and method providing an interface between a first voltage domain and a second voltage domain
US8675420B2 (en) * 2011-05-26 2014-03-18 Micron Technology, Inc. Devices and systems including enabling circuits

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102841548A (zh) * 2001-07-23 2012-12-26 英特尔公司 在休眠模式期间控制信号状态和漏电流的电路和方法
US6586974B1 (en) * 2002-05-08 2003-07-01 Agilent Technologies, Inc. Method for reducing short circuit current during power up and power down for high voltage pad drivers with analog slew rate control
CN1841730A (zh) * 2005-03-30 2006-10-04 中芯国际集成电路制造(上海)有限公司 用于避免多电源输入/输出的瞬态短路电流的上电解决方法

Also Published As

Publication number Publication date
CN105794111A (zh) 2016-07-20
US20150091608A1 (en) 2015-04-02
EP3053271A4 (en) 2017-06-28
EP3053271B1 (en) 2025-06-25
US9000799B1 (en) 2015-04-07
WO2015050812A1 (en) 2015-04-09
JP2016533662A (ja) 2016-10-27
JP6685221B2 (ja) 2020-04-22
EP3053271A1 (en) 2016-08-10

Similar Documents

Publication Publication Date Title
CN105794111B (zh) 在加电和断电序列期间控制电流
CN102684292B (zh) 电源切换电路
CN110726938B (zh) 电流感测系统及其实现方法和集成电路
CN106656148B (zh) 一种防止电流倒灌的双向io电路
CN107491156A (zh) 多重电源电压加电/断电检测器
TWI511153B (zh) 在半導體裝置中降低漏電流
CN110350909A (zh) 一种接口电路
CN101604197B (zh) 主板功能模块供电电路
CN106445057A (zh) 一种监控电源掉电自动快速放电电路及方法
CN101753129A (zh) 可承受高电压的输出缓冲器
TWI524672B (zh) 電壓位準轉換器及保持電壓位準轉換器之方法
US20130088276A1 (en) Driver output pad leakage current compensation
US8230251B2 (en) Time sequence control circuit
CN209625154U (zh) 一种soc电源管理电路
KR20150105971A (ko) 싱글-엔드 고전압 입력-가능 비교기 회로
CN103684420A (zh) 一种用于提高电压驱动能力的缓冲器
WO2018032766A1 (zh) 一种电压产生装置及半导体芯片
CN103268133A (zh) 一种多工作电压输入输出管脚单元电路
KR101237424B1 (ko) 전류제한이 없는 유에스비 커넥터가 장착된 컴퓨터
CN110782826A (zh) 一种驱动器ic低功耗控制电路
KR100487195B1 (ko) 프로세서의 누설 전류 감소 회로
CN103312313A (zh) 一种轨到轨使能信号的控制方法、电路及电平转换电路
TW201241653A (en) Leakage detecting method
US9506979B2 (en) Test mode entry interlock
CN108241397B (zh) 复用电路漏电补偿电路与方法

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant