CN105512724A - 加法器装置、数据累加方法及数据处理装置 - Google Patents
加法器装置、数据累加方法及数据处理装置 Download PDFInfo
- Publication number
- CN105512724A CN105512724A CN201510863726.2A CN201510863726A CN105512724A CN 105512724 A CN105512724 A CN 105512724A CN 201510863726 A CN201510863726 A CN 201510863726A CN 105512724 A CN105512724 A CN 105512724A
- Authority
- CN
- China
- Prior art keywords
- adder
- module
- data
- output data
- input
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
- G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
- G06F7/50—Adding; Subtracting
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
- G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
- G06F7/50—Adding; Subtracting
- G06F7/501—Half or full adders, i.e. basic adder cells for one denomination
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
- G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
- G06F7/50—Adding; Subtracting
- G06F7/505—Adding; Subtracting in bit-parallel fashion, i.e. having a different digit-handling circuit for each denomination
- G06F7/509—Adding; Subtracting in bit-parallel fashion, i.e. having a different digit-handling circuit for each denomination for multiple operands, e.g. digital integrators
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06N—COMPUTING ARRANGEMENTS BASED ON SPECIFIC COMPUTATIONAL MODELS
- G06N3/00—Computing arrangements based on biological models
- G06N3/02—Neural networks
- G06N3/06—Physical realisation, i.e. hardware implementation of neural networks, neurons or parts of neurons
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06N—COMPUTING ARRANGEMENTS BASED ON SPECIFIC COMPUTATIONAL MODELS
- G06N3/00—Computing arrangements based on biological models
- G06N3/02—Neural networks
- G06N3/06—Physical realisation, i.e. hardware implementation of neural networks, neurons or parts of neurons
- G06N3/063—Physical realisation, i.e. hardware implementation of neural networks, neurons or parts of neurons using electronic means
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06N—COMPUTING ARRANGEMENTS BASED ON SPECIFIC COMPUTATIONAL MODELS
- G06N5/00—Computing arrangements using knowledge-based models
- G06N5/01—Dynamic search techniques; Heuristics; Dynamic trees; Branch-and-bound
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2207/00—Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F2207/38—Indexing scheme relating to groups G06F7/38 - G06F7/575
- G06F2207/48—Indexing scheme relating to groups G06F7/48 - G06F7/575
- G06F2207/4802—Special implementations
- G06F2207/4818—Threshold devices
- G06F2207/4824—Neural networks
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06N—COMPUTING ARRANGEMENTS BASED ON SPECIFIC COMPUTATIONAL MODELS
- G06N3/00—Computing arrangements based on biological models
- G06N3/02—Neural networks
- G06N3/08—Learning methods
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- General Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- Computing Systems (AREA)
- Pure & Applied Mathematics (AREA)
- Computational Mathematics (AREA)
- Mathematical Analysis (AREA)
- Biophysics (AREA)
- Biomedical Technology (AREA)
- Life Sciences & Earth Sciences (AREA)
- Health & Medical Sciences (AREA)
- Evolutionary Computation (AREA)
- Data Mining & Analysis (AREA)
- Computational Linguistics (AREA)
- Artificial Intelligence (AREA)
- Mathematical Physics (AREA)
- Software Systems (AREA)
- Mathematical Optimization (AREA)
- Neurology (AREA)
- Molecular Biology (AREA)
- General Health & Medical Sciences (AREA)
- Complex Calculations (AREA)
Abstract
Description
Claims (10)
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201510863726.2A CN105512724B (zh) | 2015-12-01 | 2015-12-01 | 加法器装置、数据累加方法及数据处理装置 |
PCT/CN2016/086110 WO2017092284A1 (zh) | 2015-12-01 | 2016-06-17 | 加法器装置、数据累加方法及数据处理装置 |
US15/773,974 US10416964B2 (en) | 2015-12-01 | 2016-06-17 | Adder device, data accumulation method and data processing device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201510863726.2A CN105512724B (zh) | 2015-12-01 | 2015-12-01 | 加法器装置、数据累加方法及数据处理装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
CN105512724A true CN105512724A (zh) | 2016-04-20 |
CN105512724B CN105512724B (zh) | 2017-05-10 |
Family
ID=55720687
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201510863726.2A Active CN105512724B (zh) | 2015-12-01 | 2015-12-01 | 加法器装置、数据累加方法及数据处理装置 |
Country Status (3)
Country | Link |
---|---|
US (1) | US10416964B2 (zh) |
CN (1) | CN105512724B (zh) |
WO (1) | WO2017092284A1 (zh) |
Cited By (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2017092284A1 (zh) * | 2015-12-01 | 2017-06-08 | 中国科学院计算技术研究所 | 加法器装置、数据累加方法及数据处理装置 |
CN106873940A (zh) * | 2016-12-30 | 2017-06-20 | 青岛朗思信息科技有限公司 | 一种定点加法结果位宽限制的处理方法和装置 |
CN108549933A (zh) * | 2018-04-23 | 2018-09-18 | 北京旷视科技有限公司 | 一种数据处理方法、装置、电子设备和计算机可读介质 |
CN109121435A (zh) * | 2017-04-19 | 2019-01-01 | 上海寒武纪信息科技有限公司 | 处理装置和处理方法 |
CN109146059A (zh) * | 2018-08-03 | 2019-01-04 | 济南浪潮高新科技投资发展有限公司 | 一种卷积数据处理电路及数据处理方法 |
WO2019174263A1 (zh) * | 2018-03-15 | 2019-09-19 | 华为技术有限公司 | 用于随机计算的多加数加法电路 |
CN110874628A (zh) * | 2018-09-03 | 2020-03-10 | 三星电子株式会社 | 人工神经网络及其中控制定点的方法 |
CN111753962A (zh) * | 2020-06-24 | 2020-10-09 | 国汽(北京)智能网联汽车研究院有限公司 | 一种加法器、乘法器、卷积层结构、处理器及加速器 |
CN114200822A (zh) * | 2021-12-09 | 2022-03-18 | 常州同惠电子股份有限公司 | 全精度数字积分控制器的fpga实现方法 |
TWI788220B (zh) * | 2021-02-11 | 2022-12-21 | 台灣積體電路製造股份有限公司 | 加法器樹電路以及加法器電路及其操作方法 |
Families Citing this family (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN105630733B (zh) * | 2015-12-24 | 2017-05-03 | 中国科学院计算技术研究所 | 分形树中向量数据回传处理单元的装置、方法、控制装置及智能芯片 |
CN110427171B (zh) * | 2019-08-09 | 2022-10-18 | 复旦大学 | 可扩展的定点数矩阵乘加运算的存内计算设备和方法 |
CN113283251B (zh) * | 2021-06-11 | 2023-05-30 | 西安微电子技术研究所 | 一种基于二维流水线的n邻域累加/或的运算装置 |
CN114937470B (zh) * | 2022-05-20 | 2023-04-07 | 电子科技大学 | 基于多比特sram单元的定点全精度存内计算电路 |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN1801082A (zh) * | 1995-08-31 | 2006-07-12 | 英特尔公司 | 在分组数据上执行乘-加运算的装置 |
US20110029471A1 (en) * | 2009-07-30 | 2011-02-03 | Nec Laboratories America, Inc. | Dynamically configurable, multi-ported co-processor for convolutional neural networks |
CN103279322A (zh) * | 2013-06-13 | 2013-09-04 | 福州大学 | Set/mos混合电路构成的阈值逻辑型超前进位加法器 |
US20140214913A1 (en) * | 2013-01-28 | 2014-07-31 | Samsung Electronics Co., Ltd. | Adder capable of supporting addition and subtraction of up to n-bit data and method of supporting addition and subtraction of a plurality of data type using the adder |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3515344A (en) * | 1966-08-31 | 1970-06-02 | Ibm | Apparatus for accumulating the sum of a plurality of operands |
DE58906476D1 (de) * | 1988-07-05 | 1994-02-03 | Siemens Ag | In integrierter Schaltungstechnik ausgeführtes digitales neuronales Netz. |
JP2746350B2 (ja) * | 1990-05-22 | 1998-05-06 | インターナショナル・ビジネス・マシーンズ・コーポレーション | 学習機械シナプス・プロセッサ・システム装置 |
CN104090737B (zh) * | 2014-07-04 | 2017-04-05 | 东南大学 | 一种改进型部分并行架构乘法器及其处理方法 |
CN105512724B (zh) * | 2015-12-01 | 2017-05-10 | 中国科学院计算技术研究所 | 加法器装置、数据累加方法及数据处理装置 |
-
2015
- 2015-12-01 CN CN201510863726.2A patent/CN105512724B/zh active Active
-
2016
- 2016-06-17 WO PCT/CN2016/086110 patent/WO2017092284A1/zh active Application Filing
- 2016-06-17 US US15/773,974 patent/US10416964B2/en active Active
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN1801082A (zh) * | 1995-08-31 | 2006-07-12 | 英特尔公司 | 在分组数据上执行乘-加运算的装置 |
US20110029471A1 (en) * | 2009-07-30 | 2011-02-03 | Nec Laboratories America, Inc. | Dynamically configurable, multi-ported co-processor for convolutional neural networks |
US20140214913A1 (en) * | 2013-01-28 | 2014-07-31 | Samsung Electronics Co., Ltd. | Adder capable of supporting addition and subtraction of up to n-bit data and method of supporting addition and subtraction of a plurality of data type using the adder |
CN103279322A (zh) * | 2013-06-13 | 2013-09-04 | 福州大学 | Set/mos混合电路构成的阈值逻辑型超前进位加法器 |
Cited By (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10416964B2 (en) | 2015-12-01 | 2019-09-17 | Institute Of Computing Technology, Chinese Academy Of Sciences | Adder device, data accumulation method and data processing device |
WO2017092284A1 (zh) * | 2015-12-01 | 2017-06-08 | 中国科学院计算技术研究所 | 加法器装置、数据累加方法及数据处理装置 |
CN106873940B (zh) * | 2016-12-30 | 2019-05-17 | 青岛专用集成电路设计工程技术研究中心 | 一种定点加法结果位宽限制的处理方法和装置 |
CN106873940A (zh) * | 2016-12-30 | 2017-06-20 | 青岛朗思信息科技有限公司 | 一种定点加法结果位宽限制的处理方法和装置 |
CN109121435A (zh) * | 2017-04-19 | 2019-01-01 | 上海寒武纪信息科技有限公司 | 处理装置和处理方法 |
WO2019174263A1 (zh) * | 2018-03-15 | 2019-09-19 | 华为技术有限公司 | 用于随机计算的多加数加法电路 |
US11119732B2 (en) | 2018-03-15 | 2021-09-14 | Huawei Technologies Co., Ltd. | Multi-addend adder circuit for stochastic computing |
CN108549933A (zh) * | 2018-04-23 | 2018-09-18 | 北京旷视科技有限公司 | 一种数据处理方法、装置、电子设备和计算机可读介质 |
CN109146059A (zh) * | 2018-08-03 | 2019-01-04 | 济南浪潮高新科技投资发展有限公司 | 一种卷积数据处理电路及数据处理方法 |
CN110874628A (zh) * | 2018-09-03 | 2020-03-10 | 三星电子株式会社 | 人工神经网络及其中控制定点的方法 |
CN111753962A (zh) * | 2020-06-24 | 2020-10-09 | 国汽(北京)智能网联汽车研究院有限公司 | 一种加法器、乘法器、卷积层结构、处理器及加速器 |
CN111753962B (zh) * | 2020-06-24 | 2023-07-11 | 国汽(北京)智能网联汽车研究院有限公司 | 一种加法器、乘法器、卷积层结构、处理器及加速器 |
TWI788220B (zh) * | 2021-02-11 | 2022-12-21 | 台灣積體電路製造股份有限公司 | 加法器樹電路以及加法器電路及其操作方法 |
CN114200822A (zh) * | 2021-12-09 | 2022-03-18 | 常州同惠电子股份有限公司 | 全精度数字积分控制器的fpga实现方法 |
Also Published As
Publication number | Publication date |
---|---|
CN105512724B (zh) | 2017-05-10 |
US20180321911A1 (en) | 2018-11-08 |
US10416964B2 (en) | 2019-09-17 |
WO2017092284A1 (zh) | 2017-06-08 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN105512724A (zh) | 加法器装置、数据累加方法及数据处理装置 | |
CN101452571B (zh) | 积和熔加功能单元 | |
CN102629189B (zh) | 基于fpga的流水浮点乘累加方法 | |
CN104484703A (zh) | 一种基于列梅兹逼近算法的sigmoid函数拟合硬件电路 | |
CN101729463A (zh) | 一种实现快速傅立叶变换、反变换的硬件装置及方法 | |
CN102622207B (zh) | 定点化处理方法及装置 | |
CN107291419A (zh) | 用于神经网络处理器的浮点乘法器及浮点数乘法 | |
CN104423926A (zh) | 浮点加法器电路 | |
CN101847087A (zh) | 一种支持定浮点可重构的横向求和网络结构 | |
CN101174200A (zh) | 一种浮点乘加融合单元的五级流水线结构 | |
CN110717583B (zh) | 卷积电路、处理器、芯片、板卡和电子设备 | |
CN102566967A (zh) | 一种采用多级流水线结构的高速浮点运算器 | |
Lou et al. | Delay-dependent criteria for global robust periodicity of uncertain switched recurrent neural networks with time-varying delay | |
Latt | Application of feedforward artificial neural network in Muskingum flood routing: a black-box forecasting approach for a natural river system | |
CN109543821A (zh) | 一种限制权重分布提高量化效果的卷积神经网络训练方法 | |
CN104991757A (zh) | 一种浮点处理方法及浮点处理器 | |
CN109284083A (zh) | 一种乘法运算装置及方法 | |
CN102375721A (zh) | 一种矩阵乘法运算方法、图形处理器和电子设备 | |
CN104407836A (zh) | 利用定点乘法器进行级联乘累加运算的装置和方法 | |
CN108055041A (zh) | 一种数据类型转换电路单元及装置 | |
CN105224577A (zh) | 一种多标签文本分类方法及系统 | |
CN102253822B (zh) | 一种模(2^n-3)乘法器 | |
CN105786444B (zh) | 一种浮点数尾数前导零检测方法及装置 | |
Wang et al. | Novel pinning control strategy for coupled neural networks with communication column graphs | |
CN212569855U (zh) | 一种激活函数的硬件实现装置 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
GR01 | Patent grant | ||
GR01 | Patent grant | ||
CB03 | Change of inventor or designer information |
Inventor after: Zhou Longyuan Inventor after: Li Zhen Inventor after: Liu Shaoli Inventor after: Zhang Shijin Inventor after: Luo Tao Inventor after: Qian Cheng Inventor after: Chen Yunji Inventor after: Chen Tianshi Inventor before: Li Zhen Inventor before: Liu Shaoli Inventor before: Zhang Shijin Inventor before: Luo Tao Inventor before: Qian Cheng Inventor before: Chen Yunji Inventor before: Chen Tianshi |
|
CB03 | Change of inventor or designer information |