CN105262459A - DDS random waveform generator with interpolation structure and a method thereof - Google Patents

DDS random waveform generator with interpolation structure and a method thereof Download PDF

Info

Publication number
CN105262459A
CN105262459A CN201510665389.6A CN201510665389A CN105262459A CN 105262459 A CN105262459 A CN 105262459A CN 201510665389 A CN201510665389 A CN 201510665389A CN 105262459 A CN105262459 A CN 105262459A
Authority
CN
China
Prior art keywords
clock
digital
signal
waveform
dds
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN201510665389.6A
Other languages
Chinese (zh)
Inventor
宋民
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shenzhen Siglent Technologies Co Ltd
Original Assignee
Shenzhen Siglent Technologies Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shenzhen Siglent Technologies Co Ltd filed Critical Shenzhen Siglent Technologies Co Ltd
Priority to CN201510665389.6A priority Critical patent/CN105262459A/en
Publication of CN105262459A publication Critical patent/CN105262459A/en
Pending legal-status Critical Current

Links

Abstract

The invention discloses a DDS random waveform generator with an interpolation structure and a method thereof. Because interpolation processing is performed before performing digital-to-analog conversion on a digital waveform signal which is generated through directly synthesizing digital frequencies, sampling speed in the digital-to-analog conversion which is afterwards performed is greatly improved, thereby reducing designing difficulty of a reconstructed wave filter, enlarging waveband of an output waveform signal. Furthermore the DDS random waveform generator can realize a relatively good flatness in a passband. Furthermore output spurious performance of the signal can be improved.

Description

A kind of DDS AWG (Arbitrary Waveform Generator) and method adopting interpositioning
Technical field
The application relates to signal transacting field, is specifically related to a kind of the DDS AWG (Arbitrary Waveform Generator) and the method that adopt interpositioning.
Background technology
Current AWG (Arbitrary Waveform Generator) generally adopts DDS (DirectDigitalSynthesis, direct digital synthesizers) technology to produce waveform.Compared with traditional analog frequency synthetic technology, DDS technology has the advantages such as low cost, low-power consumption, high-resolution and fast conversion times, and it is widely used in telecommunications and electronic instrumentation, is to realize an equipment digitalized key technology.
As shown in Figure 1, be the generator using DDS technology to produce waveform in prior art, it comprises reference clock unit 1, DDS circuit unit 2, digital to analog converter 3 and reconfigurable filter 4.Reference clock unit 1 provides frequency to be f cLOCKclock signal, DDS circuit unit 2 uses the clock f of above-mentioned speed cLOCKproduce the digital waveform needing to export, then digital to analog converter 3 uses the sampling clock of identical speed (frequency is f c) this digital waveform is converted to analog waveform, the analog waveform finally using reconfigurable filter 4 logarithmic mode transducer 3 to export carries out filtering, by image frequency filtering wherein, thus obtains the output waveform expected.
There is following shortcoming in prior art:
1, the signal bandwidth of waveform generator limits by the sample rate of digital to analog converter, and general bandwidth can only accomplish about 40% of digital to analog converter sampling rate.
2, digital to analog converter itself is due to its non-ideal characteristic, carrying out in digital-to-analogue conversion process, also producing the intermodulation spurious signal between some sampling clocks and output signal, wherein a part of intermodulation spurious signal may drop in the free transmission range of reconfigurable filter, thus worsens the spurious performance of analog to digital converter output.
Summary of the invention
For solving the problem, the application provides a kind of the DDS AWG (Arbitrary Waveform Generator) and the method that adopt interpositioning.
According to the first aspect of the application, the application provides a kind of DDS AWG (Arbitrary Waveform Generator) adopting interpositioning, comprising:
First clock unit is f for providing frequency cLOCKthe first clock signal;
DDS circuit unit, is connected with described first clock unit, for producing the digital waveform signal needing to export according to the first clock signal;
Interpolation unit, is connected with described DDS circuit unit, and the interpolation multiple of described interpolation unit is I, exports after the digital waveform signal for exporting DDS circuit unit carries out interpolation process;
Second clock unit is I*f for providing frequency cLOCKsecond clock signal;
Digital to analog converter, is connected with described interpolation unit, second clock unit, for the digital waveform signal that described interpolation unit exports being converted to analog waveform signal using second clock signal as sampled clock signal;
Reconfigurable filter, is connected with described digital to analog converter, carries out filtering for the analog waveform signal exported described digital to analog converter, to export the analog waveform signal of expectation.
According to the second aspect of the application, the application provides a kind of DDS random waveform method for generation adopting interpositioning, comprising:
First clock signal generating step: provide frequency to be f cLOCKthe first clock signal;
Digital waveform generating step: be f according to described frequency cLOCKthe first clock signal carry out direct digital synthesis technique to produce need export digital waveform signal;
Interpolations steps: export after I times of interpolation process is carried out to the digital waveform signal exported in described digital waveform generating step;
Second clock signal generating step: provide frequency to be I*f cLOCKsecond clock signal;
Digital-to-analogue conversion step: the digital waveform signal that described interpolations steps exports is converted to analog waveform signal using second clock signal as sampled clock signal;
Reconstruction filtering step: filtering is carried out, to export the analog waveform signal of expectation to the analog waveform signal that described digital-to-analogue conversion step exports.
The beneficial effect of the application is:
According to DDS AWG (Arbitrary Waveform Generator) and the method for the employing interpositioning of above-described embodiment, before the digital waveform signal produced direct digital synthesis technique carries out digital-to-analogue conversion, first carry out interpolation process, the sampling rate of the digital-to-analogue conversion carried out again after making is greatly enhanced, thus reduce the design difficulty of reconfigurable filter, improve the bandwidth of the waveform signal of output, make it in passband, also can obtain good flatness, the output factors performance of signal can also be improved simultaneously.
Accompanying drawing explanation
Fig. 1 is the structural representation of the DDS AWG (Arbitrary Waveform Generator) of prior art;
Fig. 2 is the structural representation of the DDS AWG (Arbitrary Waveform Generator) of the employing interpositioning of a kind of embodiment of the application;
Fig. 3 is the structural representation of the DDS AWG (Arbitrary Waveform Generator) of the employing interpositioning of the another kind of embodiment of the application;
Fig. 4 is the schematic flow sheet of the DDS random waveform method for generation of the employing interpositioning of a kind of embodiment of the application;
Fig. 5 is the schematic flow sheet of the DDS random waveform method for generation of the employing interpositioning of the another kind of embodiment of the application;
Fig. 6 is a kind of schematic diagram of the ideal frequency response of digital to analog converter output spectrum in the DDS AWG (Arbitrary Waveform Generator) of prior art and reconfigurable filter;
Fig. 7 is a kind of schematic diagram of the actual frequency response of digital to analog converter output spectrum in the DDS AWG (Arbitrary Waveform Generator) of prior art and reconfigurable filter;
Fig. 8 is a kind of schematic diagram of the actual frequency response of digital to analog converter output spectrum in a kind of embodiment of the application and reconfigurable filter.
Embodiment
By reference to the accompanying drawings the application is described in further detail below by embodiment.
Please refer to Fig. 2, this application discloses a kind of DDS AWG (Arbitrary Waveform Generator) (hereinafter referred to as waveform generator) adopting interpositioning, it comprises the first clock unit 10, second clock unit 60, DDS circuit unit 20, interpolation unit 30, digital to analog converter 40 and reconfigurable filter 50, illustrates respectively below.
First clock unit 10 is f for providing frequency cLOCKthe first clock signal.In one embodiment, the first clock unit 10 is for having the clock generator of high stability.Such as, the first clock unit 10 can be crystal oscillator, and certainly, in some other embodiment, second clock unit 60 also can be the clock recurring structure of non-crystalline oscillator.
DDS circuit unit 20 is connected with the first clock unit 10, for producing the digital waveform signal needing to export according to the first clock signal.
Interpolation unit 30 is connected with DDS circuit unit 20, and the interpolation multiple of interpolation unit 30 is I, exports after the digital waveform signal for exporting DDS circuit unit carries out interpolation process.In one preferably embodiment, I be greater than 1 integer.
Second clock unit 60 is I*f for providing frequency cLOCKsecond clock signal.In one embodiment, second clock unit 60 is for having the clock generator of high stability.Such as, second clock unit 60 can be crystal oscillator, and certainly, in some other embodiment, second clock unit 60 also can be the clock recurring structure of non-crystalline oscillator.In another specific embodiment, as shown in Figure 3, second clock unit 60 is frequency multiplier unit 61, and its frequency multiplication multiple is I, and the input of frequency multiplier unit 61 is connected with the first clock unit 10, and output is connected with digital to analog converter 40.
Digital to analog converter 40 is connected with interpolation unit 30, second clock unit 60, for the digital waveform signal that interpolation unit 30 exports being converted to analog waveform signal using second clock signal as sampled clock signal.In one embodiment, digital to analog converter 40 is for having the digital to analog converter of zeroth order retention performance.
Reconfigurable filter 50 is connected with digital to analog converter 40, and the analog waveform signal exported for logarithmic mode transducer 40 carries out filtering, to export the analog waveform signal of expectation.
Correspondingly, the application also proposes a kind of DDS random waveform method for generation adopting interpositioning, and as shown in Figure 4, it comprises the following steps.
S10, the first clock signal generating step: provide frequency to be f cLOCKthe first clock signal.In one embodiment, the first clock signal can be produced by clock generator.
S20, digital waveform generating step: be f according to said frequencies cLOCKthe first clock signal carry out direct digital synthesis technique to produce need export digital waveform signal.
S30, interpolations steps: export after I times of interpolation process is carried out to the digital waveform signal exported in above-mentioned digital waveform generating step S20.In one preferably embodiment, I be greater than 1 integer.
S40, second clock signal generating step: provide frequency to be I*f cLOCKsecond clock signal.In one embodiment, the first clock signal can be produced by clock generator.In another specific embodiment, by step S41, above-mentioned first clock signal can be carried out I frequency multiplication doubly to produce frequency for I*f cLOCKsecond clock signal, as shown in Figure 5.
S50, digital-to-analogue conversion step: as sampled clock signal, the digital waveform signal exported in interpolations steps S30 is converted to analog waveform signal using above-mentioned second clock signal.In one embodiment, the digital waveform signal that interpolations steps exports is converted in the process of analog waveform signal and carries out zeroth order maintenance.
S60, reconstruction filtering step: the analog waveform signal exported in logarithmic mode switch process S50 carries out filtering, to export the analog waveform signal of expectation.
The DDS AWG (Arbitrary Waveform Generator) of the employing interpositioning that the application proposes and method, before the digital waveform signal produced direct digital synthesis technique carries out digital-to-analogue conversion, first carry out interpolation process, the sampling rate of the digital-to-analogue conversion carried out again after making is greatly enhanced, reduce the design difficulty of reconfigurable filter, its bandwidth can be improved greatly, and also can obtain good flatness in passband, the output factors performance of signal can also be improved simultaneously, make a concrete analysis of below.
For the generator using DDS technology to produce waveform in the conventional solution shown in Fig. 1, the frequency spectrum that its digital to analog converter exports, except there being desired signal frequency f oUT, also comprise each image frequency component N*f s± f oUT=N*f cLOCK± f oUT(N=1,2,3 ...., the span of N be greater than 0 integer), f sfor the sampling rate of digital to analog converter 3, equal f cLOCK, namely in conventional solution, the sample clock frequency f of digital to analog converter 3 swith the working clock frequency f of DDS circuit unit 2 cLOCKequal.In order to obtain pure signal frequency f oUT, in theory, as long as desired signal frequency f oUTbe positioned at Nyquist Bandwidth (0 ~ f cLOCK/ 2), i.e. f oUT≤ f cLOCK/ 2, reconfigurable filter 4 just intactly can retain the frequency of desired signal, and filtering each mirror image.
For a desired signal frequency f oUTfor the signal of 80MHz, clock signal frequency f cLOCKfor the waveform generator of 300MHz, the output spectrum of its digital to analog converter 3 and the ideal frequency response of reconfigurable filter 4 are as shown in Figure 6.In Fig. 6, dotted line is envelope sin (the x)/x of digital to analog converter 3 output signal frequency, and the ideal frequency response of reconfigurable filter 4 is be filled oblique line portion in figure.
But desirable reconfigurable filter needs the filter of Infinite Order divisor to realize.In Practical Project realizes, the exponent number of filter is limited, and therefore reconfigurable filter 4 can not accomplish " brickwall " as shown in fig. 6, and its frequency response is exist without transition band between passband and stopband.
A transition band is there is, as shown in Figure 7, for above-mentioned desired signal frequency f in actual reconfigurable filter between passband and stopband oUTfor the signal of 80MHz, clock signal frequency f cLOCKfor the waveform generator of 300MHz, the transition band of its reconfigurable filter is 220MHz-80MHz=140MHz.In the design process of reconfigurable filter 4, transition band is narrower relative to passband, and its design difficulty is larger.
Therefore, due to the existence of reconfigurable filter 4 transition band, actual signal frequency f oUTmaximum (i.e. signal bandwidth) does not accomplish desirable f cLOCK/ 2, therefore work as f oUTfor f cLOCKwhen/2, during its transition band by reconstruct filter 4, can decay terribly, so signal frequency f oUTmaximum is generally f cLOCK* 40%.Such as above-mentioned clock signal frequency f cLOCKfor the DDS AWG (Arbitrary Waveform Generator) of 300MHz, its maximum bandwidth generally can only accomplish 120Hz.The design of reconfigurable filter is the bottleneck of the signal bandwidth promoting DDS AWG (Arbitrary Waveform Generator).Simultaneously due to the non-ideal characteristic of design of filter, the passband of reconfigurable filter also has larger error in the position close to inversion frequency, thus worsens inband flatness index.In addition, due to the non-ideal characteristic of digital to analog converter, the intermodulation that also can produce between some sampling clocks and output signal is spuious, as f s-2*f oUT, f s-3*f oUTdeng, these intermodulations are spuious likely can be fallen in the free transmission range of reconfigurable filter, and becoming cannot the spurious frequency of filtering.
And the DDS AWG (Arbitrary Waveform Generator) of the employing interpositioning of the application and method, DDS circuit unit 20 is according to the first clock signal f cLOCKproduce the digital waveform signal needing to export, then interpolation process is carried out to this digital waveform signal, through its data rate of digital waveform signal of interpolation process by f cLOCKbecome I*f cLOCK; Then digital to analog converter 40 frequency of utilization kept through zeroth order is I*f cLOCKsampling clock be converted into analog waveform signal, the analog waveform signal finally using reconfigurable filter 50 logarithmic mode transducer 40 to export carries out filtering, by image frequency filtering wherein, thus obtain the output waveform signals expected, can see, in this application, the sample clock frequency of digital to analog converter 30 is I times of DDS circuit unit 20 working clock frequency.
Obviously, the sampling clock f of digital to analog converter 30 sby traditional f cLOCKbe promoted to I*f cLOCK, now, the frequency spectrum that digital to analog converter 30 exports, except there being desired signal frequency f oUT, also comprise each image frequency and also increase as N*f s± f oUT=N*I*f cLOCK± f oUT(N=1,2,3 ...., the span of N be greater than 0 integer), thus reduce the requirement to reconfigurable filter transition band.
Please refer to Fig. 8, for a desired signal frequency f oUTfor the signal of 80MHz, clock signal frequency f cLOCKfor 300MHz, interpolation multiple I is the waveform generator of the application of 2, and now the transition band of its reconfigurable filter 50 is 520MHz-80MHz=440MHz, and therefore design difficulty reduces greatly.
In sum, the application can reduce the requirement of reconfigurable filter transition band, thus reduce the design difficulty of reconfigurable filter, make the design of reconfigurable filter be no longer the bottleneck promoting waveform generator signal bandwidth, make the output signal bandwidth of waveform generator break through the f of prior art cLOCK* the restriction of 40%, and reconfigurable filter also can obtain good flatness characteristic in passband.
In addition, the intermodulation that digital to analog converter produces is spuious, as such as f s-2*f oUT, f s-3*f oUTdeng, due to sample rate f sraising, intermodulation is spuious also can away from Nyquist territory, thus these intermodulations are spuious can be reconstructed filter filtering easily.
Above content is the further description done the application in conjunction with concrete execution mode, can not assert that the concrete enforcement of the application is confined to these explanations.For the application person of an ordinary skill in the technical field, under the prerequisite not departing from the present application design, some simple deduction or replace can also be made.

Claims (10)

1. adopt a DDS AWG (Arbitrary Waveform Generator) for interpositioning, it is characterized in that, comprising:
First clock unit is f for providing frequency cLOCKthe first clock signal;
DDS circuit unit, is connected with described first clock unit, for producing the digital waveform signal needing to export according to the first clock signal;
Interpolation unit, is connected with described DDS circuit unit, and the interpolation multiple of described interpolation unit is I, exports after the digital waveform signal for exporting DDS circuit unit carries out interpolation process;
Second clock unit is I*f for providing frequency cLOCKsecond clock signal;
Digital to analog converter, is connected with described interpolation unit, second clock unit, for the digital waveform signal that described interpolation unit exports being converted to analog waveform signal using second clock signal as sampled clock signal;
Reconfigurable filter, is connected with described digital to analog converter, carries out filtering for the analog waveform signal exported described digital to analog converter, to export the analog waveform signal of expectation.
2. the DDS AWG (Arbitrary Waveform Generator) adopting interpositioning as claimed in claim 1, it is characterized in that, described second clock unit is frequency multiplier unit, and its frequency multiplication multiple is I, the input of described frequency multiplier unit is connected with the first clock unit, and output is connected with digital to analog converter.
3. the DDS AWG (Arbitrary Waveform Generator) adopting interpositioning as claimed in claim 1, it is characterized in that, described first clock unit and second clock unit are all for having the clock generator of high stability.
4. the DDS AWG (Arbitrary Waveform Generator) adopting interpositioning as claimed in claim 1, it is characterized in that, described digital to analog converter is the digital to analog converter with zeroth order retention performance.
5. the DDS AWG (Arbitrary Waveform Generator) of the employing interpositioning according to any one of claim 1 to 5, is characterized in that, described I be greater than 1 integer.
6. adopt a DDS random waveform method for generation for interpositioning, it is characterized in that, comprising:
First clock signal generating step: provide frequency to be f cLOCKthe first clock signal;
Digital waveform generating step: be f according to described frequency cLOCKthe first clock signal carry out direct digital synthesis technique to produce need export digital waveform signal;
Interpolations steps: export after I times of interpolation process is carried out to the digital waveform signal exported in described digital waveform generating step;
Second clock signal generating step: provide frequency to be I*f cLOCKsecond clock signal;
Digital-to-analogue conversion step: the digital waveform signal that described interpolations steps exports is converted to analog waveform signal using second clock signal as sampled clock signal;
Reconstruction filtering step: filtering is carried out, to export the analog waveform signal of expectation to the analog waveform signal that described digital-to-analogue conversion step exports.
7. the DDS random waveform method for generation adopting interpositioning as claimed in claim 6, is characterized in that, in described second clock signal generating step, by described first clock signal being carried out I frequency multiplication doubly to produce frequency for I*f cLOCKsecond clock signal.
8. the DDS random waveform method for generation adopting interpositioning as claimed in claim 6, it is characterized in that, described first clock signal generating step and second clock signal generating step produce the first clock signal and second clock signal respectively by clock generator.
9. the DDS random waveform method for generation adopting interpositioning as claimed in claim 6, is characterized in that, in digital-to-analogue conversion step, the digital waveform signal that interpolations steps exports is converted in the process of analog waveform signal and carries out zeroth order maintenance.
10. the DDS random waveform method for generation of the employing interpositioning according to any one of claim 6 to 9, is characterized in that, described I be greater than 1 integer.
CN201510665389.6A 2015-10-15 2015-10-15 DDS random waveform generator with interpolation structure and a method thereof Pending CN105262459A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201510665389.6A CN105262459A (en) 2015-10-15 2015-10-15 DDS random waveform generator with interpolation structure and a method thereof

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201510665389.6A CN105262459A (en) 2015-10-15 2015-10-15 DDS random waveform generator with interpolation structure and a method thereof

Publications (1)

Publication Number Publication Date
CN105262459A true CN105262459A (en) 2016-01-20

Family

ID=55101999

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201510665389.6A Pending CN105262459A (en) 2015-10-15 2015-10-15 DDS random waveform generator with interpolation structure and a method thereof

Country Status (1)

Country Link
CN (1) CN105262459A (en)

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1638263A (en) * 2003-12-23 2005-07-13 泰拉丁公司 High resolution synthesizer with improved signal purity
US20070064834A1 (en) * 2005-09-22 2007-03-22 Nobuhiro Yoshizawa Direct digital synthesizer, direct digital synthesizer for transmission and detection, and mri apparatus
US20080079502A1 (en) * 2006-09-28 2008-04-03 Yunteng Huang Direct digital interpolative synthesis
CN103023507A (en) * 2012-12-06 2013-04-03 北京航天测控技术有限公司 Method and device for generating sampling clock of digital to analog converter (DAC)
CN103944537A (en) * 2013-11-29 2014-07-23 中国船舶重工集团公司第七一六研究所 Variable clock DDS arbitrary waveform signal source output frequency control method and realization device
CN104917494A (en) * 2015-05-08 2015-09-16 深圳市鼎阳科技有限公司 Function signal generator

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1638263A (en) * 2003-12-23 2005-07-13 泰拉丁公司 High resolution synthesizer with improved signal purity
US20070064834A1 (en) * 2005-09-22 2007-03-22 Nobuhiro Yoshizawa Direct digital synthesizer, direct digital synthesizer for transmission and detection, and mri apparatus
US20080079502A1 (en) * 2006-09-28 2008-04-03 Yunteng Huang Direct digital interpolative synthesis
CN103023507A (en) * 2012-12-06 2013-04-03 北京航天测控技术有限公司 Method and device for generating sampling clock of digital to analog converter (DAC)
CN103944537A (en) * 2013-11-29 2014-07-23 中国船舶重工集团公司第七一六研究所 Variable clock DDS arbitrary waveform signal source output frequency control method and realization device
CN104917494A (en) * 2015-05-08 2015-09-16 深圳市鼎阳科技有限公司 Function signal generator

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
宗孔德: "《多抽样率信号处理》", 31 July 1996 *

Similar Documents

Publication Publication Date Title
Eldar Compressed sensing of analog signals in shift-invariant spaces
Shi et al. Multichannel sampling and reconstruction of bandlimited signals in fractional Fourier domain
Mishali et al. Xampling: Analog data compression
Goldberg et al. New high accuracy pulse width modulation based digital-to-analogue convertor/power amplifier
EP1469373A1 (en) Direct digital frequency synthesizer for cellular wireless communication systems based on fast frequency-hopped spread spectrum technology
CN108427102B (en) Radar baseband clutter generation device and method
CN109655644B (en) Method and device for reducing random wave signal output jitter
CN102723931B (en) The pulse wave generation method that a kind of wide dynamic high precision edge time is adjustable
CN108964660A (en) A kind of high-resolution low-power consumption spread spectrum control circuit based on phase delay compensation
CN103427795B (en) A kind of rectangular pulse signal generating circuit and production method
CN108710404B (en) Mixed signal generator
CN106849950A (en) Radiofrequency signal A/D conversion system and method based on multi tate parallel sampling
CN109639278A (en) The timing compensation method and device of multichannel time-interleaved AD C
Dinis et al. Improving the performance of all-digital transmitter based on parallel delta-sigma modulators through propagation of state registers
CN105871337B (en) Improved signal generator capable of modulating in segmented mode
CN203883807U (en) Digital atomic frequency standard system circuit
CN105262459A (en) DDS random waveform generator with interpolation structure and a method thereof
CN202111689U (en) Millimeter wave broadband frequency agility signal source for personnel security inspection device
CN101807913B (en) Enabling signal generating method, device and equipment of low-speed clock
CN104660218A (en) Arbitrary waveform synthesizer
Liu et al. Method of high timing resolution pulse synthesis based on virtual sampling
CN104917494B (en) A kind of function signal generator
KR102302227B1 (en) Method for signal reconstruction
CN109150177B (en) Decimal frequency division implementation method with dithering mechanism
CN113376585B (en) High-resolution pulse signal synthesizer

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
RJ01 Rejection of invention patent application after publication
RJ01 Rejection of invention patent application after publication

Application publication date: 20160120