CN104779299A - 金属氧化物薄膜晶体管及制备方法、显示基板和显示装置 - Google Patents

金属氧化物薄膜晶体管及制备方法、显示基板和显示装置 Download PDF

Info

Publication number
CN104779299A
CN104779299A CN201510180005.1A CN201510180005A CN104779299A CN 104779299 A CN104779299 A CN 104779299A CN 201510180005 A CN201510180005 A CN 201510180005A CN 104779299 A CN104779299 A CN 104779299A
Authority
CN
China
Prior art keywords
metal oxide
film transistor
active layer
oxygen defect
layer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN201510180005.1A
Other languages
English (en)
Inventor
王美丽
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
BOE Technology Group Co Ltd
Original Assignee
BOE Technology Group Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by BOE Technology Group Co Ltd filed Critical BOE Technology Group Co Ltd
Priority to CN201510180005.1A priority Critical patent/CN104779299A/zh
Publication of CN104779299A publication Critical patent/CN104779299A/zh
Priority to PCT/CN2015/084343 priority patent/WO2016165224A1/zh
Priority to US15/122,902 priority patent/US10199395B2/en
Pending legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
    • H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body
    • H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
    • H01L27/1222—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition, shape or crystalline structure of the active layer
    • H01L27/1225—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition, shape or crystalline structure of the active layer with semiconductor materials not belonging to the group IV of the periodic table, e.g. InGaZnO
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
    • H01L29/7869—Thin film transistors, i.e. transistors with a channel being at least partly a thin film having a semiconductor body comprising an oxide semiconductor material, e.g. zinc oxide, copper aluminium oxide, cadmium stannate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/34—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies not provided for in groups H01L21/0405, H01L21/0445, H01L21/06, H01L21/16 and H01L21/18 with or without impurities, e.g. doping materials
    • H01L21/46—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/428
    • H01L21/461—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/428 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
    • H01L21/4763—Deposition of non-insulating, e.g. conductive -, resistive -, layers on insulating layers; After-treatment of these layers
    • H01L21/47635—After-treatment of these layers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
    • H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body
    • H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
    • H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body
    • H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
    • H01L27/1248—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition or shape of the interlayer dielectric specially adapted to the circuit arrangement
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
    • H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body
    • H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
    • H01L27/1259—Multistep manufacturing methods
    • H01L27/127—Multistep manufacturing methods with a particular formation, treatment or patterning of the active layer specially adapted to the circuit arrangement
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/0603—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes ; Multistep manufacturing processes therefor
    • H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/45—Ohmic electrodes
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007—Multistep manufacturing processes
    • H01L29/66969—Multistep manufacturing processes of devices having semiconductor bodies not comprising group 14 or group 13/15 materials
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
    • H01L29/78606—Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
    • H01L29/78606—Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device
    • H01L29/78618—Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device characterised by the drain or the source properties, e.g. the doping structure, the composition, the sectional shape or the contact structure
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
    • H01L29/7869—Thin film transistors, i.e. transistors with a channel being at least partly a thin film having a semiconductor body comprising an oxide semiconductor material, e.g. zinc oxide, copper aluminium oxide, cadmium stannate
    • H01L29/78693—Thin film transistors, i.e. transistors with a channel being at least partly a thin film having a semiconductor body comprising an oxide semiconductor material, e.g. zinc oxide, copper aluminium oxide, cadmium stannate the semiconducting oxide being amorphous

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Ceramic Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Thin Film Transistor (AREA)

Abstract

本发明提供了一种金属氧化物薄膜晶体管，其中在有源层与源极之间、和/或在有源层与漏极之间存在包含氧缺陷吸除材料的氧缺陷吸除层，所述氧缺陷吸除材料的氧化物的单位体积标准生成吉布斯自由能大于有源层中的金属氧化物。本发明还提供了包括所述金属氧化物薄膜晶体管的显示基板和包括所述显示基板的显示装置。

Description

金属氧化物薄膜晶体管及制备方法、显示基板和显示装置
技术领域
本发明涉及显示技术领域，并且特别地涉及一种金属氧化物薄膜晶体管及相应的制备方法、显示基板和显示装置。
背景技术
伴随信息技术的不断发展，显示技术作为获取信息的窗口也得到了飞速发展。目前，薄膜晶体管液晶显示器（TFT-LCD）已经超过阴极射线管（CRT）显示器，成为全球第一大显示器市场。作为当前最为流行的平板显示器的核心元件，薄膜晶体管（TFT）的性能直接影响到显示器的质量。随着显示领域中对高PPI（每英寸像素）、高刷新率的日益增加的需求，对高迁移率材料的开发成为热点。常规的多晶硅薄膜晶体管虽然具有较高的迁移率，但是其制备工艺复杂、制备成本高，无法满足大面积生产的要求。另一方面，氧化物薄膜晶体管适于大面积生产，但是迁移率较低，目前仅为10-30cm²/Vs，有待进一步提高。
已知氧化物薄膜晶体管的迁移率μ计算公式可以表述为：
其中m*为电子有效质量，τ为载流子释放时间。
因此，存在提高氧化物薄膜晶体管迁移率的两种方式：
（1）增加分子有效质量m*的数值小的金属离子的含量：例如在IGZO（铟镓锌氧化物）中，参见表1，电子在In2O3中的m*最小，因此In对薄膜晶体管迁移率的提升起到的作用也最突出，增加氧化物中In3+的离子含量可以显著提高氧化物薄膜晶体管的迁移率。但是，In3+离子的轨道半径最大，且In3+离子与O的键能最小，所形成的In-O键易断开，从而形成一些氧悬挂键或多余的氧缺陷态，进而影响薄膜晶体管的稳定性。
表1
（2）减少氧化物中影响载流子传输缺陷态的数量：载流子释放时间受缺陷态影响最大，具体地，减少氧化物中缺陷态数量，可以增加载流子释放时间，从而提升薄膜晶体管的迁移率。
发明内容
申请人已经发现，特定材料具有强氧缺陷吸除的能力，通过在有源层和源漏电极之间制作一层氧缺陷吸除层，可以吸除掉有源层中多余的氧悬挂键和氧缺陷态，增加载流子释放时间，从而起到提高金属氧化物薄膜晶体管迁移率的目的。为此目的，作为氧缺陷吸除层的材料的氧化物应当比有源层中的金属氧化物更加稳定。
为探究适合作为用于氧化物薄膜晶体管的氧缺陷吸除层的材料，将通过氧化物单位体积标准生成吉布斯自由能来判断多种氧化物的稳定性。化合物的标准生成吉布斯自由能是该化合物是否容易分解成相应单质的量度，即标准生成吉布斯自由能越大，该化合物越稳定，反之则该化合物越容易分解成相应单质。
图1图示了常见氧化物单位体积标准生成吉布斯自由能的变化图，其中，在一定温度下，当Δ r Gm <0时，在标准态下由相应单质生成氧化物的反应能够自发地进行，并且Δ r Gm 的值越小（即绝对值越大），氧化物的稳定性就越强，也就越不易分解成单质。可以看到，在一定温度下，Hf、Ti、Be、Al、Ca等材料的氧化物稳定性都很强。对应氧化物的稳定性较强的材料能够从稳定性较弱的氧化物中吸除较弱的氧悬挂键及氧缺陷态。
鉴于上文，在本发明的第一方面中提供了一种金属氧化物薄膜晶体管，其中在有源层与源极之间、和/或在有源层与漏极之间可以存在包含氧缺陷吸除材料的氧缺陷吸除层，所述氧缺陷吸除材料的氧化物的单位体积标准生成吉布斯自由能大于有源层中的金属氧化物。
在该金属氧化物薄膜晶体管中，具有较强氧吸除能力（即对应氧化物的单位体积标准生成吉布斯自由能较大）的氧缺陷吸除层能够将金属氧化物有源层中较弱的氧悬挂键及氧缺陷态吸除，从而有效提高金属氧化物薄膜晶体管的迁移率。在实施例中，氧缺陷吸除层可以布置在源极与有源层之间，或者布置在漏极与有源层之间，或者特别地，布置在有源层与源极和漏极二者之间以进一步提高金属氧化物薄膜晶体管的迁移率。
根据本发明的实施例，氧缺陷吸除层的厚度可以在100至3000Å的范围中。氧缺陷吸除层的厚度与有源层的厚度、材料和氧悬挂键及氧缺陷态的浓度有关。当有源层的厚度较厚、有源层中的金属氧化物的较稳定或者氧悬挂键及氧缺陷态的浓度较大时，氧缺陷吸除层的厚度可以相应增加。要指出，本领域技术人员可以根据实际需要，设计和实现具有不同厚度的氧缺陷吸除层。
根据本发明的另一实施例，氧缺陷吸除材料可以选自Hf、Ti、Be、Al、Si和Ca。从图1可以看到，以上几种材料的氧化物的稳定性优异，非常适合于用作金属氧化物薄膜晶体管中的氧缺陷吸除层。
根据本发明的又一实施例，氧缺陷吸除材料可以与源极、漏极材料相同。在这种情况下，可以同时形成氧缺陷吸除层和源极以及漏极，因此不增加额外的工艺步骤，制备简单且成本降低。
根据本发明的再一实施例，有源层中的金属氧化物可以选自Zn、In、Sn和Ga的氧化物。同样从图1可以看到，以上氧化物的稳定性较低，因此相应地存在若干适合于用作金属氧化物薄膜晶体管中的氧缺陷吸除层的材料。
另外，根据本发明的实施例，有源层中的金属氧化物可以包括金属氮氧化物。
在本发明的第二方面中提供了一种制备金属氧化物薄膜晶体管的方法，可以包括在基板上依次制作栅极层、栅极绝缘层和有源层，并且对每一层进行图案化工艺处理；在有源层上制作包含氧缺陷吸除材料的氧缺陷吸除层；制作源漏电极层；对源漏电极层和氧缺陷吸除层进行图案化工艺处理，其中，氧缺陷吸除层在有源层与源极之间、和/或在有源层与漏极之间，所述氧缺陷吸除材料的氧化物的单位体积标准生成吉布斯自由能大于有源层中的金属氧化物。
在通过该方法制备得到的金属氧化物薄膜晶体管中，具有较强氧吸除能力（即对应氧化物的单位体积标准生成吉布斯自由能较大）的氧缺陷吸除层能够将金属氧化物有源层中较弱的氧悬挂键及氧缺陷态吸除，从而有效提高金属氧化物薄膜晶体管的迁移率。在实施例中，可以在源极与有源层之间、或者在漏极与有源层之间，或者特别地，在有源层与源极和漏极二者之间制作氧缺陷吸除层，以进一步提高金属氧化物薄膜晶体管的迁移率。
根据本发明的实施例，上述方法还可以包括在制作源漏电极层之后的退火步骤。退火步骤可以加快氧缺陷吸除层对有源层中氧缺陷态和氧悬挂键的吸除速度，因此更有利于载流子的传输，从而提高金属氧化物薄膜晶体管的迁移率。
根据本发明的另一实施例，退火步骤的退火温度可以为100℃-350℃，退火时间可以为30-90分钟。合适的退火工艺可以提高器件的迁移率，改善阈值电压、电流开关比等重要参数，从而改善器件的性能。但是，退火温度不宜过高，当退火温度过高时，金属氧化物薄膜晶体管的迁移率将随温度的增加而减小。
根据本发明的实施例，上述方法还可以包括在结果得到的金属氧化物薄膜晶体管上方制作钝化层的步骤。
本发明还提供了一种包括根据本发明的第一方面的金属氧化物薄膜晶体管的显示基板和包括所述显示基板的显示装置，其具有与上文关于金属氧化物薄膜晶体管所描述的类似的特征和优点，在此不再赘述。
附图说明
本发明的其它目的和特征将从以下结合附图考虑的详细描述变得显而易见。然而，要理解，仅出于说明性而非限制性的目的示出各图，并且各图未必按照比例绘制。在图中，
图1图示了常见氧化物单位体积标准生成吉布斯自由能变化图；
图2图示了根据本发明的实施例的采用底栅BCE结构的金属氧化物薄膜晶体管的横截面视图；
图3图示了根据本发明的实施例的采用底栅ESL结构的金属氧化物薄膜晶体管的横截面视图；
图4图示了根据本发明的实施例的采用顶栅结构的金属氧化物薄膜晶体管的横截面视图；
图5图示了根据本发明的实施例的制备底栅BCE结构的金属氧化物薄膜晶体管的方法的流程图；以及
图6（a）-（c）分别图示了图5中所示的方法中的一些步骤的示意图。
其中，贯穿各图，相同的附图标记表示相同的部分，具体为1：栅极；2：栅极绝缘层；3：有源层；4：源极；5：漏极；6：氧缺陷吸除层；7：钝化层；8：蚀刻阻挡层（ESL）。
具体实施方式
图2图示了根据本发明的实施例的采用底栅BCE结构的金属氧化物薄膜晶体管的横截面视图。如图2所示，薄膜晶体管包括在基板上的栅极1、栅极绝缘层2、有源层3、源极4和漏极5，以及器件上方的钝化层7。其中栅极绝缘层2布置在栅极1和有源层3之间，源极4和漏极5布置在有源层3上方，并且有源层3可以由金属氧化物，或者特别地，金属氮氧化物形成。薄膜晶体管还包括布置在有源层3和源极4、漏极5之间的包括氧缺陷吸除材料的氧缺陷吸除层6，其中氧缺陷吸除材料的氧化物的单位体积标准生成吉布斯自由能大于有源层3中的金属氧化物。因此，具有较强氧吸除能力的氧缺陷吸除层6能够将金属氧化物有源层3中较弱的氧悬挂键及氧缺陷态吸除，从而有效提高薄膜晶体管的迁移率。
需要指出的是，尽管在图2中示出氧缺陷吸除层6布置在有源层3与源极4和漏极5二者之间，但是如本领域技术人员将设想和领会到的，氧缺陷吸除层6也可以仅布置在源极4与有源层3之间，或者仅布置在漏极5与有源层3之间。
氧缺陷吸除层6的厚度可以在100至3000Å的范围中，并且氧缺陷吸除材料可以选自Hf、Ti、Be、Al、Si和Ca。在实践中，本领域技术人员可以根据氧缺陷吸除层6的厚度和有源层3的厚度、材料和氧悬挂键及氧缺陷态的浓度等来设计和实现具有不同厚度和材料的氧缺陷吸除层6。
有源层3中的金属氧化物可以选自包括Zn、In、Sn和Ga的氧化物或者氮氧化物。另外，源极4和漏极5可以采用金属Mo。
图3图示了根据本发明的实施例的采用底栅ESL结构的金属氧化物薄膜晶体管的横截面视图。图3中的结构与图2中的结构基本上类似，不同之处仅在于薄膜晶体管还包括蚀刻阻挡层（ESL）8，蚀刻阻挡层8布置在源极4和漏极5之间的有源层3上。
图2和图3都采用了底栅型结构。由于底栅型结构的薄膜晶体管的金属栅极和栅极绝缘层可以充当作为半导体层的光学保护层，以防止背光源发射的光照射到半导体层所产生的光生载流子而破坏半导体层的电学特性，因此，底栅型结构的薄膜晶体管性能较为稳定。
图4图示了根据本发明的实施例的采用顶栅结构的金属氧化物薄膜晶体管的横截面视图。图4中的结构与图2中的结构的不同之处在于在图4中，有源层3布置在基板上，其上布置源极4和漏极5，栅极绝缘层2位于源极4和漏极5上方，并且栅极1布置在栅极绝缘层2的背离源极4和漏极5的一侧上。同样地，在有源层3与源极4和漏极5之间布置氧缺陷吸除层6，并且氧缺陷吸除层6可以按照需要而仅布置在有源层3与源极4之间或者仅布置在有源层3与漏极5之间。
图4中所采用的顶栅型结构的薄膜晶体管具有制造工艺简单、所需光刻板数量少、成本低等优点。
图5图示了根据本发明的实施例的制备底栅BCE结构的金属氧化物薄膜晶体管的方法的流程图，并且图6（a）-（c）分别图示了图5中所示的方法中的一些步骤的示意图。该方法包括在步骤502处，在基板上依次制作栅极层1、栅极绝缘层2和有源层3，并且对每一层进行相应的图案化工艺处理，如图6（a）中所示。在步骤502中可以采用本领域中已知的各种成膜工艺，例如溅射、化学气相沉积等，并且可以采用本领域中已知的图案化工艺过程，包括光刻工艺、蚀刻工艺等。
在步骤504处，在有源层3上制作氧缺陷吸除层6。在步骤506处，在氧缺陷吸除层6上制作源漏电极层。特别地，氧缺陷吸除层6和源漏电极层由相同材料形成。在这种情况下，步骤504和步骤506可以同时执行。另外，氧缺陷吸除层6也可以仅存在于有源层3与源极之间或者有源层3与漏极之间。
在步骤508处，执行退火过程，如图6（b）所示，其中箭头表示退火方向。退火温度为100℃-350℃，并且退火时间为30-90分钟。在一些情况中，可以省略步骤508。
在步骤510处，对源漏电极层和氧缺陷吸除层6进行图案化工艺处理，如图6（c）中所示，其中可以采用本领域中已知的图案化工艺过程，包括光刻工艺、蚀刻工艺等。
最后，在步骤512处，在器件上方制作钝化层7，从而得到如图2中所示的结构。在一些情况中，可以省略步骤512。
应当指出的是，本发明中所公开的方法不受限于方法被陈述的顺序，一些步骤可以与其它步骤同时执行，并且可以省略一些步骤。
虽然在附图和前述描述中已经详细图示和描述了本发明，但是这样的图示和描述要被视为是说明性或示例性而非限制性的；本发明不限于所公开的实施例。
本领域技术人员在实践所要求保护的本发明中，通过研究附图、公开内容和随附的权利要求，能够理解和实现所公开的实施例的变型。在相互不同的从属权利要求中陈述某些措施这一仅有事实不指示这些措施的组合不能被有利地使用。

Claims (12)

1. 一种金属氧化物薄膜晶体管，其中在有源层与源极之间、和/或在有源层与漏极之间存在包含氧缺陷吸除材料的氧缺陷吸除层，所述氧缺陷吸除材料的氧化物的单位体积标准生成吉布斯自由能大于有源层中的金属氧化物。
2. 根据权利要求1的金属氧化物薄膜晶体管，其中所述氧缺陷吸除层的厚度在100至3000Å的范围中。
3. 根据权利要求1的金属氧化物薄膜晶体管，其中所述氧缺陷吸除材料选自Hf、Ti、Be、Al、Si和Ca。
4. 根据权利要求1的金属氧化物薄膜晶体管，其中所述氧缺陷吸除材料与源极、漏极材料相同。
5. 根据权利要求1的金属氧化物薄膜晶体管，其中所述有源层中的金属氧化物选自Zn、In、Sn和Ga的氧化物。
6. 根据权利要求1的金属氧化物薄膜晶体管，其中所述有源层中的金属氧化物包括金属氮氧化物。
7. 一种显示基板，包括如权利要求1-6中任一项所述的金属氧化物薄膜晶体管。
8. 一种显示装置，包括如权利要求7中所述的显示基板。
9. 一种制备金属氧化物薄膜晶体管的方法，包括以下步骤：
在基板上依次制作栅极层、栅极绝缘层和有源层，并且对每一层进行图案化工艺处理；
在有源层上制作包含氧缺陷吸除材料的氧缺陷吸除层；
制作源漏电极层；
对源漏电极层和氧缺陷吸除层进行图案化工艺处理，
其中，氧缺陷吸除层在有源层与源极之间、和/或在有源层与漏极之间，所述氧缺陷吸除材料的氧化物的单位体积标准生成吉布斯自由能大于有源层中的金属氧化物。
10. 根据权利要求9的方法，还包括在制作源漏电极层之后的退火步骤。
11. 根据权利要求10的方法，其中所述退火步骤的退火温度为100℃-350℃，退火时间为30-90分钟。
12. 根据权利要求9的方法，还包括在结果得到的金属氧化物薄膜晶体管上方制作钝化层的步骤。
CN201510180005.1A 2015-04-16 2015-04-16 金属氧化物薄膜晶体管及制备方法、显示基板和显示装置 Pending CN104779299A (zh)

Priority Applications (3)

Application Number Priority Date Filing Date Title
CN201510180005.1A CN104779299A (zh) 2015-04-16 2015-04-16 金属氧化物薄膜晶体管及制备方法、显示基板和显示装置
PCT/CN2015/084343 WO2016165224A1 (zh) 2015-04-16 2015-07-17 金属氧化物薄膜晶体管及制备方法、显示基板和显示装置
US15/122,902 US10199395B2 (en) 2015-04-16 2015-07-17 Metal oxide thin film transistor and manufacturing method thereof, display substrate and display device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201510180005.1A CN104779299A (zh) 2015-04-16 2015-04-16 金属氧化物薄膜晶体管及制备方法、显示基板和显示装置

Publications (1)

Publication Number Publication Date
CN104779299A true CN104779299A (zh) 2015-07-15

Family

ID=53620663

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201510180005.1A Pending CN104779299A (zh) 2015-04-16 2015-04-16 金属氧化物薄膜晶体管及制备方法、显示基板和显示装置

Country Status (3)

Country Link
US (1) US10199395B2 (zh)
CN (1) CN104779299A (zh)
WO (1) WO2016165224A1 (zh)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2016165224A1 (zh) * 2015-04-16 2016-10-20 京东方科技集团股份有限公司 金属氧化物薄膜晶体管及制备方法、显示基板和显示装置
CN107315033A (zh) * 2016-04-26 2017-11-03 松下知识产权经营株式会社 气体检测装置以及氢检测方法
CN110729358A (zh) * 2019-10-24 2020-01-24 深圳市华星光电技术有限公司 薄膜晶体管及其制造方法

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9412623B2 (en) * 2011-06-08 2016-08-09 Cbrite Inc. Metal oxide TFT with improved source/drain contacts and reliability

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101257048A (zh) * 2007-02-28 2008-09-03 三星电子株式会社 薄膜晶体管及其制造方法
CN101673770A (zh) * 2008-09-09 2010-03-17 富士胶片株式会社 薄膜场效应晶体管和使用该薄膜场效应晶体管的显示器
CN102709326A (zh) * 2012-04-28 2012-10-03 北京京东方光电科技有限公司 薄膜晶体管及其制造方法、阵列基板和显示装置
US20130048978A1 (en) * 2011-08-31 2013-02-28 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and method for manufacturing the same
CN103904125A (zh) * 2012-12-26 2014-07-02 鸿富锦精密工业（深圳）有限公司 薄膜晶体管
CN104167446A (zh) * 2014-07-14 2014-11-26 京东方科技集团股份有限公司 一种薄膜晶体管、阵列基板和显示装置

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP3540772A1 (en) * 2009-09-16 2019-09-18 Semiconductor Energy Laboratory Co., Ltd. Transistor and display device
CN102194692A (zh) * 2010-03-04 2011-09-21 中国科学院微电子研究所 一种半导体器件的制造方法
US8962386B2 (en) * 2011-11-25 2015-02-24 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and method for manufacturing the same
WO2014054428A1 (ja) * 2012-10-01 2014-04-10 シャープ株式会社 半導体装置
US9887291B2 (en) * 2014-03-19 2018-02-06 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device, display device including the semiconductor device, display module including the display device, and electronic device including the semiconductor device, the display device, or the display module
CN104779299A (zh) * 2015-04-16 2015-07-15 京东方科技集团股份有限公司 金属氧化物薄膜晶体管及制备方法、显示基板和显示装置

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101257048A (zh) * 2007-02-28 2008-09-03 三星电子株式会社 薄膜晶体管及其制造方法
CN101673770A (zh) * 2008-09-09 2010-03-17 富士胶片株式会社 薄膜场效应晶体管和使用该薄膜场效应晶体管的显示器
US20130048978A1 (en) * 2011-08-31 2013-02-28 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and method for manufacturing the same
CN102709326A (zh) * 2012-04-28 2012-10-03 北京京东方光电科技有限公司 薄膜晶体管及其制造方法、阵列基板和显示装置
CN103904125A (zh) * 2012-12-26 2014-07-02 鸿富锦精密工业（深圳）有限公司 薄膜晶体管
CN104167446A (zh) * 2014-07-14 2014-11-26 京东方科技集团股份有限公司 一种薄膜晶体管、阵列基板和显示装置

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2016165224A1 (zh) * 2015-04-16 2016-10-20 京东方科技集团股份有限公司 金属氧化物薄膜晶体管及制备方法、显示基板和显示装置
US10199395B2 (en) 2015-04-16 2019-02-05 Boe Technology Group Co., Ltd. Metal oxide thin film transistor and manufacturing method thereof, display substrate and display device
CN107315033A (zh) * 2016-04-26 2017-11-03 松下知识产权经营株式会社 气体检测装置以及氢检测方法
CN110729358A (zh) * 2019-10-24 2020-01-24 深圳市华星光电技术有限公司 薄膜晶体管及其制造方法
CN110729358B (zh) * 2019-10-24 2022-11-04 Tcl华星光电技术有限公司 薄膜晶体管及其制造方法

Also Published As

Publication number Publication date
WO2016165224A1 (zh) 2016-10-20
US20170092660A1 (en) 2017-03-30
US10199395B2 (en) 2019-02-05

Similar Documents

Publication Publication Date Title
US9449990B2 (en) Thin film transistor and display device
Abliz et al. Boost up the electrical performance of InGaZnO thin film transistors by inserting an ultrathin InGaZnO: H layer
US8907334B2 (en) Oxide for semiconductor layer of thin-film transistor, sputtering target, and thin-film transistor
US20130240802A1 (en) Oxide for semiconductor layer of thin-film transistor, sputtering target, and thin-film transistor
KR101626241B1 (ko) 박막 트랜지스터의 반도체층용 산화물, 박막 트랜지스터, 표시 장치 및 스퍼터링 타깃
JP2019009472A (ja) 半導体装置の作製方法
Chen et al. Surface engineering of polycrystalline silicon for long-term mechanical stress endurance enhancement in flexible low-temperature poly-Si thin-film transistors
US9178073B2 (en) Oxide for semiconductor layer of thin-film transistor, sputtering target, and thin-film transistor
US11527658B2 (en) Composite oxide semiconductor and transistor
US20230282648A1 (en) Metal oxide and field-effect transistor
CN104779299A (zh) 金属氧化物薄膜晶体管及制备方法、显示基板和显示装置
Nguyen et al. Impact of passivation conditions on characteristics of bottom-gate IGZO thin-film transistors
Kandpal et al. Perspective of zinc oxide based thin film transistors: a comprehensive review
Triska et al. Bias stress stability of zinc-tin-oxide thin-film transistors with Al2O3 gate dielectrics
US9508856B2 (en) Thin film transistor
WO2017175732A1 (ja) 薄膜トランジスタ
CN107104151A (zh) 一种双栅电极金属氧化物薄膜晶体管及其制备方法
US9202690B2 (en) Methods for forming crystalline IGZO through annealing
WO2017175731A1 (ja) 薄膜トランジスタ
JP2016225505A (ja) 薄膜トランジスタおよびその製造方法ならびにスパッタリングターゲット
TW201500286A (zh) 薄膜電晶體之半導體層用氧化物、薄膜電晶體及顯示裝置
US20150364553A1 (en) Oxide for semiconductor layer of thin film transistor, thin film transistor, and display device
Wu et al. 10.4: Improvement of Stability on a‐IGZO LCD
CN108288650B (zh) 氧化物薄膜晶体管及其制造方法
Shiah et al. P‐197: Late‐News Poster: NBTS‐free Oxide TFTs with High Mobility of 40 cm2/Vs: A Possible Origin for NBTS Instability

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
EXSB Decision made by sipo to initiate substantive examination
SE01 Entry into force of request for substantive examination
CB02 Change of applicant information

Address after: 100015 Jiuxianqiao Road, Beijing, No. 10, No.

Applicant after: BOE Technology Group Co., Ltd.

Address before: Beijing economic and Technological Development Zone 100176 Beijing Zelu 9

Applicant before: BOE Technology Group Co., Ltd.

COR Change of bibliographic data
RJ01 Rejection of invention patent application after publication
RJ01 Rejection of invention patent application after publication

Application publication date: 20150715