CN104704477B - 针对外部存储器调谐序列的最佳使用的算法 - Google Patents

针对外部存储器调谐序列的最佳使用的算法 Download PDF

Info

Publication number
CN104704477B
CN104704477B CN201380051770.2A CN201380051770A CN104704477B CN 104704477 B CN104704477 B CN 104704477B CN 201380051770 A CN201380051770 A CN 201380051770A CN 104704477 B CN104704477 B CN 104704477B
Authority
CN
China
Prior art keywords
storage card
tune
sent
tuning
memory card
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201380051770.2A
Other languages
English (en)
Chinese (zh)
Other versions
CN104704477A (zh
Inventor
N·斯特劳斯
R·A·马诺尔
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Qualcomm Inc
Original Assignee
Qualcomm Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Qualcomm Inc filed Critical Qualcomm Inc
Publication of CN104704477A publication Critical patent/CN104704477A/zh
Application granted granted Critical
Publication of CN104704477B publication Critical patent/CN104704477B/zh
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/10—Program control for peripheral devices
    • G06F13/102—Program control for peripheral devices where the programme performs an interfacing function, e.g. device driver
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/16—Handling requests for interconnection or transfer for access to memory bus
    • G06F13/1668—Details of memory controller
    • G06F13/1689—Synchronisation and timing concerns

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
  • Circuits Of Receivers In General (AREA)
  • Debugging And Monitoring (AREA)
  • Memory System (AREA)
CN201380051770.2A 2012-10-05 2013-10-03 针对外部存储器调谐序列的最佳使用的算法 Active CN104704477B (zh)

Applications Claiming Priority (5)

Application Number Priority Date Filing Date Title
US201261710639P 2012-10-05 2012-10-05
US61/710,639 2012-10-05
US13/672,693 US8972818B2 (en) 2012-10-05 2012-11-08 Algorithm for optimal usage of external memory tuning sequence
US13/672,693 2012-11-08
PCT/US2013/063319 WO2014055794A1 (en) 2012-10-05 2013-10-03 Algorithm for optimal usage of external memory tuning sequence

Publications (2)

Publication Number Publication Date
CN104704477A CN104704477A (zh) 2015-06-10
CN104704477B true CN104704477B (zh) 2018-09-14

Family

ID=50433743

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201380051770.2A Active CN104704477B (zh) 2012-10-05 2013-10-03 针对外部存储器调谐序列的最佳使用的算法

Country Status (6)

Country Link
US (1) US8972818B2 (enExample)
EP (1) EP2904502A1 (enExample)
JP (2) JP2015532488A (enExample)
KR (1) KR20150067214A (enExample)
CN (1) CN104704477B (enExample)
WO (1) WO2014055794A1 (enExample)

Families Citing this family (35)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11614893B2 (en) 2010-09-15 2023-03-28 Pure Storage, Inc. Optimizing storage device access based on latency
US12008266B2 (en) 2010-09-15 2024-06-11 Pure Storage, Inc. Efficient read by reconstruction
US8972818B2 (en) * 2012-10-05 2015-03-03 Qualcomm Incorporated Algorithm for optimal usage of external memory tuning sequence
JP6151976B2 (ja) * 2013-06-10 2017-06-21 キヤノン株式会社 記録再生装置及び制御方法
JP6356970B2 (ja) * 2014-01-17 2018-07-11 キヤノン株式会社 記録装置、及び記録装置の制御方法
JP2015219775A (ja) * 2014-05-19 2015-12-07 キヤノン株式会社 記録装置、撮像装置、記録装置の制御方法、及びプログラム
US10756816B1 (en) 2016-10-04 2020-08-25 Pure Storage, Inc. Optimized fibre channel and non-volatile memory express access
US12039165B2 (en) 2016-10-04 2024-07-16 Pure Storage, Inc. Utilizing allocation shares to improve parallelism in a zoned drive storage system
US11947814B2 (en) 2017-06-11 2024-04-02 Pure Storage, Inc. Optimizing resiliency group formation stability
CN107329923B (zh) * 2017-06-26 2020-12-22 南京鼎越信息科技有限公司 一种调整总线时序的方法、存储介质和终端
CN107643878B (zh) 2017-09-20 2020-12-15 上海小蚁科技有限公司 Sd卡的性能优化方法及装置、存储介质、终端
EP3460666B1 (en) * 2017-09-20 2021-03-10 Shanghai Xiaoyi Technology Co., Ltd. Method, apparatus, and storage medium for optimizing memory card performance
US12032848B2 (en) 2021-06-21 2024-07-09 Pure Storage, Inc. Intelligent block allocation in a heterogeneous storage system
US11520514B2 (en) 2018-09-06 2022-12-06 Pure Storage, Inc. Optimized relocation of data based on data characteristics
US10860475B1 (en) 2017-11-17 2020-12-08 Pure Storage, Inc. Hybrid flash translation layer
US12001688B2 (en) 2019-04-29 2024-06-04 Pure Storage, Inc. Utilizing data views to optimize secure data access in a storage system
US12175124B2 (en) 2018-04-25 2024-12-24 Pure Storage, Inc. Enhanced data access using composite data views
US11500570B2 (en) 2018-09-06 2022-11-15 Pure Storage, Inc. Efficient relocation of data utilizing different programming modes
CN109766133A (zh) * 2018-12-29 2019-05-17 合肥杰发科技有限公司 一种内置嵌入式单元的系统及其初始化方法
US11714572B2 (en) 2019-06-19 2023-08-01 Pure Storage, Inc. Optimized data resiliency in a modular storage system
US12001684B2 (en) 2019-12-12 2024-06-04 Pure Storage, Inc. Optimizing dynamic power loss protection adjustment in a storage system
US11507297B2 (en) 2020-04-15 2022-11-22 Pure Storage, Inc. Efficient management of optimal read levels for flash storage systems
US11416338B2 (en) 2020-04-24 2022-08-16 Pure Storage, Inc. Resiliency scheme to enhance storage performance
US11474986B2 (en) 2020-04-24 2022-10-18 Pure Storage, Inc. Utilizing machine learning to streamline telemetry processing of storage media
US11768763B2 (en) 2020-07-08 2023-09-26 Pure Storage, Inc. Flash secure erase
US11513974B2 (en) 2020-09-08 2022-11-29 Pure Storage, Inc. Using nonce to control erasure of data blocks of a multi-controller storage system
US11681448B2 (en) 2020-09-08 2023-06-20 Pure Storage, Inc. Multiple device IDs in a multi-fabric module storage system
US12153818B2 (en) 2020-09-24 2024-11-26 Pure Storage, Inc. Bucket versioning snapshots
US12387133B2 (en) * 2020-10-29 2025-08-12 Qualcomm Incorporated Reinforcement learning based scheme for tuning memory interfaces
US11487455B2 (en) 2020-12-17 2022-11-01 Pure Storage, Inc. Dynamic block allocation to optimize storage system performance
US11630593B2 (en) 2021-03-12 2023-04-18 Pure Storage, Inc. Inline flash memory qualification in a storage system
US12099742B2 (en) 2021-03-15 2024-09-24 Pure Storage, Inc. Utilizing programming page size granularity to optimize data segment storage in a storage system
US11832410B2 (en) 2021-09-14 2023-11-28 Pure Storage, Inc. Mechanical energy absorbing bracket apparatus
US11994723B2 (en) 2021-12-30 2024-05-28 Pure Storage, Inc. Ribbon cable alignment apparatus
CN120723172B (zh) * 2025-08-28 2025-11-28 合肥康芯威存储技术有限公司 一种存储设备的传输参数的优化方法及优化系统

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1495585A (zh) * 2002-09-20 2004-05-12 ض� 确定cpu使用率的与操作系统无关的方法和系统
US20100169699A1 (en) * 2008-12-26 2010-07-01 Kabushiki Kaisha Toshiba Memory device, host device, and sampling clock adjusting method

Family Cites Families (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4669040A (en) * 1984-09-19 1987-05-26 Eurotherm Corporation Self-tuning controller
US6643787B1 (en) 1999-10-19 2003-11-04 Rambus Inc. Bus system optimization
JP4451189B2 (ja) * 2004-04-05 2010-04-14 株式会社アドバンテスト 試験装置、位相調整方法、及びメモリコントローラ
JP2006099569A (ja) * 2004-09-30 2006-04-13 Kyocera Mita Corp メモリインタフェース回路及びクロック制御方法
US7650481B2 (en) * 2004-11-24 2010-01-19 Qualcomm Incorporated Dynamic control of memory access speed
EP2007060B1 (en) 2006-04-05 2015-01-28 Panasonic Corporation Removable memory device, phase synchronizing method, phase synchronizing program, medium recording the same, and host terminal
JP4823009B2 (ja) 2006-09-29 2011-11-24 株式会社東芝 メモリカード及びホスト機器
JPWO2008093606A1 (ja) 2007-01-30 2010-05-20 パナソニック株式会社 不揮発性記憶装置、不揮発性記憶システム、及びアクセス装置
JP2009026296A (ja) * 2007-06-21 2009-02-05 Toshiba Corp 電子デバイス、メモリデバイス、ホスト装置
JP2010117987A (ja) * 2008-11-14 2010-05-27 Denso Corp メモリ制御装置、およびメモリ制御プログラム
US9003259B2 (en) 2008-11-26 2015-04-07 Red Hat, Inc. Interleaved parallel redundancy check calculation for memory devices
EP2437175A1 (en) * 2009-05-27 2012-04-04 Panasonic Corporation Delay adjustment device and delay adjustment method
JP2011090361A (ja) * 2009-10-20 2011-05-06 Renesas Electronics Corp 位相キャリブレーション回路、メモリカード制御装置、及び位相キャリブレーション方法
JP2011233042A (ja) * 2010-04-28 2011-11-17 Toshiba Corp キャリブレーション処理制御装置及びキャリブレーション処理制御方法
CN103038754B (zh) * 2010-07-29 2016-04-06 瑞萨电子株式会社 半导体装置及数据处理系统
JP5330340B2 (ja) * 2010-08-31 2013-10-30 株式会社東芝 サンプリング位相を補正するホストコントローラ及び方法
TWI483117B (zh) 2010-09-29 2015-05-01 Toshiba Kk 用於執行命令之裝置、主機控制器及用於執行命令之系統
US8594584B2 (en) * 2011-05-16 2013-11-26 Blackberry Limited Method and apparatus for tuning a communication device
CN103021470B (zh) * 2011-09-21 2016-08-03 瑞昱半导体股份有限公司 取样相位校正方法和使用此取样相位校正方法的储存系统
US8972818B2 (en) * 2012-10-05 2015-03-03 Qualcomm Incorporated Algorithm for optimal usage of external memory tuning sequence

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1495585A (zh) * 2002-09-20 2004-05-12 ض� 确定cpu使用率的与操作系统无关的方法和系统
US20100169699A1 (en) * 2008-12-26 2010-07-01 Kabushiki Kaisha Toshiba Memory device, host device, and sampling clock adjusting method

Non-Patent Citations (2)

* Cited by examiner, † Cited by third party
Title
《SD Specifications Part1 Physical Layer Simplified Specification》;sd group;《www.sdcard.org/downloads/pls/simplified_specs/archive/part1_301.pdf》;20100518;4.2.4.5节，4.3.3节 *
sd group.《SD Specifications Part1 Physical Layer Simplified Specification》.《www.sdcard.org/downloads/pls/simplified_specs/archive/part1_301.pdf》.2010, *

Also Published As

Publication number Publication date
CN104704477A (zh) 2015-06-10
JP2018125040A (ja) 2018-08-09
EP2904502A1 (en) 2015-08-12
JP2015532488A (ja) 2015-11-09
KR20150067214A (ko) 2015-06-17
US8972818B2 (en) 2015-03-03
WO2014055794A1 (en) 2014-04-10
US20140101511A1 (en) 2014-04-10

Similar Documents

Publication Publication Date Title
CN104704477B (zh) 针对外部存储器调谐序列的最佳使用的算法
EP3704591B1 (en) Write credits management for non-volatile memory
US8924785B2 (en) Power shutdown prediction for non-volatile storage devices
TWI745317B (zh) 電子裝置、用於編程非依電性記憶體之方法、及非暫態電腦可讀媒體
CN111033466B (zh) 对闪存进行分区以及实现具有映像升级能力的灵活引导
US9570191B2 (en) Controlling swap rate based on the remaining life of a memory
JP2011508335A (ja) 読み出し信号タイミングを調整するフラッシュメモリ装置およびフラッシュメモリ装置の読み出し制御方法
KR102186609B1 (ko) 무결성 검증 장치를 포함하는 전자 시스템
KR20190088734A (ko) 메모리 인터페이스와, 이를 포함하는 메모리 컨트롤러 및 이를 포함하는 메모리 시스템
CN110033815A (zh) 配置为选择性地引导存储器的ram控制器及其操作方法
US9087569B2 (en) Non-volatile memory validity
CN104700902A (zh) 数据储存装置及其模式检测方法
US9043586B2 (en) Memory training results corresponding to a plurality of memory modules
US9400758B2 (en) Reset method and network device
US9280298B2 (en) Storage device and storage system
US20190087175A1 (en) Ssd firmware download dual boot
US20130246854A1 (en) Wireless communication check system and method
WO2024050741A1 (en) A method to detect game core threads
CN117215966A (zh) 一种芯片sdk接口的测试方法、测试装置及电子设备
WO2015030819A1 (en) Completion packet return

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant