CN104576714A - High-migration-rate GaN-base heterostructure on silicon substrate and preparing method thereof - Google Patents

High-migration-rate GaN-base heterostructure on silicon substrate and preparing method thereof Download PDF

Info

Publication number
CN104576714A
CN104576714A CN201510037027.2A CN201510037027A CN104576714A CN 104576714 A CN104576714 A CN 104576714A CN 201510037027 A CN201510037027 A CN 201510037027A CN 104576714 A CN104576714 A CN 104576714A
Authority
CN
China
Prior art keywords
layer
silicon substrate
heterostructure
gallium nitride
gan base
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN201510037027.2A
Other languages
Chinese (zh)
Other versions
CN104576714B (en
Inventor
杨学林
沈波
程建朋
桑玲
许福军
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Beijing zhongbosin Semiconductor Technology Co., Ltd
Original Assignee
Peking University
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Peking University filed Critical Peking University
Priority to CN201510037027.2A priority Critical patent/CN104576714B/en
Publication of CN104576714A publication Critical patent/CN104576714A/en
Application granted granted Critical
Publication of CN104576714B publication Critical patent/CN104576714B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/778Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/0684Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape, relative sizes or dispositions of the semiconductor regions or junctions between the regions
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/12Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/20Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only AIIIBV compounds
    • H01L29/2003Nitride compounds
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/12Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/20Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only AIIIBV compounds
    • H01L29/201Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only AIIIBV compounds including two or more compounds, e.g. alloys
    • H01L29/205Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only AIIIBV compounds including two or more compounds, e.g. alloys in different semiconductor regions, e.g. heterojunctions
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007Multistep manufacturing processes
    • H01L29/66075Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409Unipolar field-effect transistors
    • H01L29/66446Unipolar field-effect transistors with an active layer made of a group 13/15 material, e.g. group 13/15 velocity modulation transistor [VMT], group 13/15 negative resistance FET [NERFET]
    • H01L29/66462Unipolar field-effect transistors with an active layer made of a group 13/15 material, e.g. group 13/15 velocity modulation transistor [VMT], group 13/15 negative resistance FET [NERFET] with a heterojunction interface channel or gate, e.g. HFET, HIGFET, SISFET, HJFET, HEMT

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Ceramic Engineering (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Manufacturing & Machinery (AREA)
  • Junction Field-Effect Transistors (AREA)

Abstract

The invention provides a high-migration-rate GaN-base heterostructure on a silicon substrate and a preparing method of the heterostructure, and belongs to the technical field of semiconductors. The GaN-base heterostructure is a layered stacked structure and sequentially comprises the silicon substrate, a nucleating layer, a stress and defect control layer, an epitaxial layer, a channel layer, an insertion layer and a barrier layer from bottom to top, wherein the stress and defect control layer is an AlGaN layer, the thickness of the AlGaN layer is 10 nanometers-10 micrometers, and the mole component of Al is 1-26%. Compared with an existing tedious epitaxy technology of a GaN-base heterostructure on a silicon substrate, the defect density can be substantially reduced, the crystalline quality of a heterostructure material is improved, and the high-migration-rate GaN-base heterostructure is suitable for developing high-frequency and high-power devices low in cost.

Description

High mobility GaN base heterostructure and preparation method thereof on a kind of silicon
Technical field
The invention belongs to technical field of semiconductors, particularly relate to high mobility GaN base heterostructure and preparation method thereof on a kind of silicon (Si) substrate.
Background technology
Be that the third generation semiconductor of representative has the excellent character such as high energy gap, high breakdown electric field, high saturated electron drift velocity and strong polarization with group III-nitride, high mobility transistor (HEMT) particularly based on AlGaN/GaN heterostructure has the excellent specific properties such as switching speed is fast, conducting resistance is low, device volume is little, high temperature resistant, energy-conservation, is expected to be used widely in highly efficient power field of electronic devices of future generation.
In the GaN base heterogeneous structure material being backing material with sapphire, carborundum, silicon, Si upper GaN base heterogeneous structure material and device because of its large scale, low cost and with existing Si process compatible etc. in there is obvious advantage, have wide practical use in the field such as power converter of solar inverter, hybrid vehicle inverter, power power-supply, household electrical appliance and industrial equipment, also therefore become one of focus of nitride arena research in the world.
Two-dimensional electron gas mobility and concentration are two the most important indexs characterizing GaN base heterogeneous structure material quality, have important function for the output current density and power density improving device.And the scattering mechanism affecting two-dimensional electron gas mobility mainly contains interface roughness scattering, dislocation scattering, alloy disorder scattering and phon scattering etc.For GaN base heterogeneous structure material on Si substrate, owing to there is larger lattice mismatch, containing a large amount of defects in the material extended outward, these defects greatly limit the raising of two-dimensional electron gas performance, have had a strong impact on the reliability of device simultaneously.On the other hand, due to thermal mismatching, after high growth temperature GaN base material, in the process of cooling, GaN base epitaxial material can be subject to the huge tensile stress that Si substrate applies, and causes the strong warpage of epitaxial material even to chap, is difficult to the requirement meeting technique.Therefore, how by stress and defect project, avoiding the be full of cracks of epitaxial material, and obtain the GaN base Heterostructure Epitaxial Materials of fabricating low-defect-density, is that on development Si, GaN base power electronic device needs the matter of utmost importance solved.In order to realize stress and the powder injection molding of GaN heterogeneous structure material on Si in prior art, that improves two-dimensional electron gas transports performance, usually takes following three kinds of methods in the world:
(1) low-temperature AlN interlayer technology, as [1] A.Dadgar et al., Jpn.J.Appl.Phys.39 L1183 (2000).This technological merit to realize thicker GaN base epitaxial loayer, but be also affected due to the poor quality of GaN base epitaxial loayer that makes of crystal mass of low temperature AI N layer, is not very desirable in the mobility improving two-dimensional electron gas.In MOCVD epitaxy, need intensification repeatedly and cooling simultaneously, considerably increase the complexity of epitaxy technique.
(2) AlN/GaN superlattice technology, as [2] E.Feltin et al., Phys.Status Solidi (a) 188 531 (2001).This technology can reduce dislocation density to a certain extent, improves crystal mass, but have certain difficulty in the preparation of thick film GaN, and the cycle is long simultaneously, adds extension cost.
(3) Al composition gradient gradual change AlGaN technology (mostly being from high Al contents gradient to low Al component), as [3] K.Chenget al.J.Electron.Mater.25,4 (2006).This technology is in the middle of two technology above, but relate to repeatedly the growth of (more than three times) ternary alloy three-partalloy AlGaN, because Al component is more responsive by the impact of MOCVD reative cell as temperature, epitaxial step is more, and the repeatability and stability of Stress Control are also subject to certain challenge.
Summary of the invention
The object of the invention is to overcome the complexity of the technical deficiency of GaN base hetero structure epitaxy and technique on existing Si, provide high mobility GaN base heterostructure on a kind of Si, namely utilize the low Al component AlGaN of individual layer as stress and powder injection molding layer, prepare high mobility GaN base heterogeneous structure material on Si.
To achieve these goals, technical scheme is as follows: high mobility GaN base heterostructure on a kind of Si, comprises: silicon substrate from the bottom to top successively; Nucleating layer; This nucleating layer on silicon substrate, stress and powder injection molding layer; This stress and powder injection molding layer on nucleating layer, epitaxial loayer; This epitaxial loayer on stress and powder injection molding layer, channel layer; This channel layer on epitaxial loayer, insert layer; This insert layer on channel layer, barrier layer; This barrier layer is on insert layer, and wherein stress and powder injection molding layer are AlGaN layer, and its thickness is 10nm-10 μm, and Al molar constituent is 1-26%.
The present invention also provides a kind of preparation method of high mobility GaN base heterostructure, adopt the method effectively can overcome the technical complexity of GaN base hetero structure epitaxy on existing Si substrate, epitaxy technique is simple and effective and rapid, stability is high, heterostructure crystal mass can be increased substantially simultaneously, improve the transport property of two-dimensional electron gas, comprise the steps:
(1) Si substrate is selected;
(2) one deck aluminum gallium nitride or aln nucleation layer is grown on a si substrate;
(3) growth stress and powder injection molding layer on nucleating layer, this stress and powder injection molding layer are AlGaN layer, and its thickness is 10nm-10 μm, and Al molar constituent is 1-26%;
(4) growing gallium nitride or aluminum gallium nitride epitaxial loayer on stress and powder injection molding layer;
(5) growing gallium nitride or indium gallium nitrogen channel layer on epitaxial loayer;
(6) growing aluminum nitride insert layer on channel layer;
(7) in insert layer, grow aluminum gallium nitride barrier layer or indium aluminium nitrogen barrier layer, thus prepare GaN base heterostructure on a si substrate.
Preferably, the growing method of described nucleating layer, stress and powder injection molding layer, epitaxial loayer, channel layer, insert layer and barrier layer is Metal Organic Vapor extension (MOCVD), molecular beam epitaxy (MBE), the one in hydride gas-phase epitaxy (HVPE) and vapour phase epitaxy (CVD).
The present invention adopts unique low al composition aluminum gallium nitride of individual layer as stress and powder injection molding layer, further by accurately controlling growth conditions, as temperature, pressure, V/III etc., the defect concentration in GaN epitaxial layer can be effectively reduced, improve the mobility of the crystal mass of heterogeneous structure material, particularly two-dimensional electron gas.Shown in figure 2, X-ray diffraction (XRD) plane of symmetry (002) of GaN epitaxial layer adopting the present invention to prepare and the halfwidth (FWHM) of asymmetric (102) swing curve are respectively 389arcsec and 527arcsec; Two-dimensional electron gas (2DEG) mobility [mu]=2030cm under the AlGaN/GaN heterostructure room temperature of extension on this basis 2/ V.s, carrier concentration n=8.4E12/cm 2.
Compared with GaN base hetero structure epitaxy technology on existing more loaded down with trivial details Si, the present invention using low for individual layer al composition aluminum gallium nitride as stress and powder injection molding layer, not only preparation method is simple, and significantly can reduce defect concentration, improve the crystal mass of heterogeneous structure material, be extremely suitable for the high frequency of low cost, the development of high-power component.
Accompanying drawing explanation
Fig. 1 is high mobility GaN base heterostructure schematic diagram on silicon of the present invention;
Fig. 2 is X-ray diffraction (XRD) figure of the GaN epitaxial layer adopting the present invention to prepare; Wherein (a) the XRD plane of symmetry (002) swing curve that is GaN epitaxial layer; B XRD that () is GaN epitaxial layer asymmetric (102) swing curve.
Embodiment
Shown in figure 1, the invention provides high mobility GaN base heterostructure on a kind of silicon, comprise successively from the bottom to top: monocrystalline substrate 1; Nucleating layer 2; Stress and powder injection molding layer 3; Epitaxial layer of gallium nitride 4; Gallium nitride channel layer 5; Aln inserting layer 6; Aluminum gallium nitride barrier layer or indium aluminium nitrogen barrier layer 7.
Embodiment 1
(1) select a kind of monocrystalline substrate 1, the crystal orientation of silicon comprises silicon (111), silicon (100), silicon (110) etc.;
(2) in single crystalline substrate, grow aluminum gallium nitride as nucleating layer 2, growth temperature is 900-1200 DEG C, and growth pressure is 10-200mbar, and growth thickness is 10nm-2 μm;
(3) at nucleating layer 2 Epitaxial growth aluminum gallium nitride as stress and powder injection molding layer 3, growth temperature is 900-1200 DEG C, and growth pressure is 10-200mbar, and growth thickness is 10nm-10 μm, the molar constituent of aluminium is 1%, and this layer plays regulation and control stress and suppress the effect of defect;
(4) growing gallium nitride epitaxial loayer 4 on stress and powder injection molding layer 3, growth temperature is 900-1100 DEG C, and growth pressure is 10-200mbar, and thickness is 10nm-20 μm, and epitaxial layer of gallium nitride plays the effect improving crystal mass and surface topography;
(5) growing gallium nitride channel layer 5 on epitaxial layer of gallium nitride 4, growth temperature is 900-1200 DEG C, and growth pressure is 10-200mbar, and thickness is 2nm-1.0 μm, for two-dimensional electron gas provides a good transfer passages;
(6) growing aluminum nitride insert layer 6 on gallium nitride channel layer 5, reduce alloy disorder scattering, growth temperature is 900-1200 DEG C, and growth pressure is 10-200mbar, and thickness is 0.5nm-3.0nm;
(7) on aln inserting layer 6, aluminum gallium nitride barrier layer 7 is grown, growth temperature is 750-1200 DEG C, growth pressure is 10-200mbar, thickness is 3nm-50nm, form semiconductor heterostructure with the gallium nitride channel layer 5 below it together with aln inserting layer 6, form the two-dimensional electron gas with high migrate attribute of high concentration in its interface.
Embodiment 2
(1) select a kind of monocrystalline substrate 1, the crystal orientation of silicon comprises silicon (111), silicon (100);
(2) in single crystalline substrate, growing aluminum nitride is as nucleating layer 2, and growth temperature is 900-1200 DEG C, and growth pressure is 10-200mbar, and growth thickness is 10nm-2 μm;
(3) at nucleating layer 2 Epitaxial growth aluminum gallium nitride as stress and powder injection molding layer 3, growth temperature is 900-1200 DEG C, and growth pressure is 10-200mbar, and growth thickness is 10nm-10 μm, the molar constituent of aluminium is 15%, and this layer plays regulation and control stress and suppress the effect of defect;
(4) on stress and powder injection molding layer 3, aluminum gallium nitride epitaxial loayer 4 is grown, the molar constituent of the aluminium of this aluminum gallium nitride epitaxial loayer 4 is 0.01-15%, growth temperature is 900-1100 DEG C, growth pressure is 10-200mbar, thickness is 10nm-20 μm, and aluminum gallium nitride epitaxial loayer plays the effect improving crystal mass and surface topography;
(5) growing gallium nitride channel layer 5 on aluminum gallium nitride epitaxial loayer 4, growth temperature is 900-1200 DEG C, and growth pressure is 10-200mbar, and thickness is 2nm-1.0 μm, for two-dimensional electron gas provides a good transfer passages;
(6) growing aluminum nitride insert layer 6 on gallium nitride channel layer 5, reduce alloy disorder scattering, growth temperature is 900-1200 DEG C, and growth pressure is 10-200mbar, and thickness is 0.5nm-3.0nm;
(7) on aln inserting layer 6, grow indium aluminium nitrogen barrier layer 7, growth temperature is 750-1200 DEG C, growth pressure is 10-200mbar, thickness is 3nm-50nm, form semiconductor heterostructure with the gallium nitride channel layer 5 below it together with aln inserting layer 6, form the two-dimensional electron gas with high migrate attribute of high concentration in its interface.
Embodiment 3
(1) a kind of monocrystalline substrate 1 is selected;
(2) in single crystalline substrate, grow aluminum gallium nitride or aluminium nitride as nucleating layer 2, growth temperature is 900-1200 DEG C, and growth pressure is 10-200mbar, and growth thickness is 10nm-2 μm;
(3) at nucleating layer 2 Epitaxial growth aluminum gallium nitride as stress and powder injection molding layer 3, growth temperature is 900-1200 DEG C, and growth pressure is 10-200mbar, and growth thickness is 10nm-10 μm, the molar constituent of aluminium is 23.4%, and this layer plays regulation and control stress and suppress the effect of defect;
(4) growing gallium nitride epitaxial loayer 4 on stress and powder injection molding layer 3, growth temperature is 900-1100 DEG C, and growth pressure is 10-200mbar, and thickness is 10nm-20 μm, and epitaxial layer of gallium nitride plays the effect improving crystal mass and surface topography;
(5) on epitaxial layer of gallium nitride 4, grow indium gallium nitrogen channel layer 5, the molar constituent of the indium of this indium gallium nitrogen channel layer is 0.01-100%, growth temperature is 600-1200 DEG C, growth pressure is 10-1000mbar, thickness is 2nm-1.0 μm, for two-dimensional electron gas provides a good transfer passages;
(6) growing aluminum nitride insert layer 6 on indium gallium nitrogen channel layer 5, reduce alloy disorder scattering, growth temperature is 900-1200 DEG C, and growth pressure is 10-200mbar, and thickness is 0.5nm-3.0nm;
(7) on aln inserting layer 6, grow aluminum gallium nitride barrier layer or indium aluminium nitrogen barrier layer 7, growth temperature is 750-1200 DEG C, growth pressure is 10-200mbar, thickness is 3nm-50nm, form semiconductor heterostructure with the gallium nitride channel layer 5 below it together with aln inserting layer 6, form the two-dimensional electron gas with high migrate attribute of high concentration in its interface.
Above-described embodiment is only and technological thought of the present invention and feature is described, it describes comparatively concrete and detailed, its object is to enable those of ordinary skill in the art understand content of the present invention and implement according to this, therefore only the scope of the claims of the present invention can not be limited with this, but therefore limitation of the scope of the invention can not be interpreted as.It should be noted that, for the person of ordinary skill of the art, without departing from the inventive concept of the premise, some distortion and improvement can also be made, namely all changes done according to disclosed spirit, must be encompassed in the scope of the claims of the present invention.

Claims (8)

1. high mobility GaN base heterostructure on a silicon substrate, this structure is stratiform overlaying structure, material is from bottom to top followed successively by: silicon substrate, nucleating layer, stress and powder injection molding layer, epitaxial loayer, channel layer, insert layer and barrier layer, described channel layer, insert layer form semiconductor heterostructure together with barrier layer, it is characterized in that, stress and powder injection molding layer are AlGaN layer, and its thickness is 10nm-10 μm; And Al molar constituent is 1-26%.
2. high mobility GaN base heterostructure on silicon substrate as claimed in claim 1, it is characterized in that, described silicon substrate is conductive silicon substrate or semi-insulating silicon substrate, and the crystal orientation of silicon comprises silicon (111), silicon (100), silicon (110).
3. high mobility GaN base heterostructure on silicon substrate as claimed in claim 1, it is characterized in that, described nucleating layer is AlGaN layer or AlN layer, and its thickness range is 10nm-2 μm.
4. high mobility GaN base heterostructure on silicon substrate as claimed in claim 1, it is characterized in that, described epitaxial loayer is gallium nitride or aluminum gallium nitride, and its thickness range is 10nm-20 μm.
5. high mobility GaN base heterostructure on silicon substrate as claimed in claim 1, it is characterized in that, described channel layer is gallium nitride or indium gallium nitrogen, and its thickness range is 2nm-1.0 μm.
6. high mobility GaN base heterostructure on silicon substrate as claimed in claim 1, it is characterized in that, described insert layer is aluminium nitride, and its thickness range is 0.5nm-3.0nm.
7. high mobility GaN base heterostructure on silicon substrate as claimed in claim 1, it is characterized in that, described barrier layer is aluminum gallium nitride or indium aluminium nitrogen, and its thickness range is 3nm-50nm.
8. prepare the method for high mobility GaN base heterostructure on silicon substrate as claimed in claim 1 for one kind, it is characterized in that, adopt in Metal Organic Vapor extension, molecular beam epitaxy, hydride gas-phase epitaxy or vapor phase epitaxy method one or more, grow one deck aluminum gallium nitride or aln nucleation layer on a si substrate; AlGaN stress and powder injection molding layer is grown subsequently on nucleating layer; Then growing gallium nitride or aluminum gallium nitride epitaxial loayer on stress and powder injection molding layer; Growing gallium nitride or indium gallium nitrogen channel layer on epitaxial loayer again; Then growing aluminum nitride insert layer on channel layer; Finally on aln inserting layer, grow aluminum gallium nitride barrier layer or indium aluminium nitrogen barrier layer, thus prepare GaN base heterostructure on a si substrate.
CN201510037027.2A 2015-01-23 2015-01-23 High mobility GaN base heterojunction structure and preparation method thereof on a kind of silicon Active CN104576714B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201510037027.2A CN104576714B (en) 2015-01-23 2015-01-23 High mobility GaN base heterojunction structure and preparation method thereof on a kind of silicon

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201510037027.2A CN104576714B (en) 2015-01-23 2015-01-23 High mobility GaN base heterojunction structure and preparation method thereof on a kind of silicon

Publications (2)

Publication Number Publication Date
CN104576714A true CN104576714A (en) 2015-04-29
CN104576714B CN104576714B (en) 2017-11-07

Family

ID=53092368

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201510037027.2A Active CN104576714B (en) 2015-01-23 2015-01-23 High mobility GaN base heterojunction structure and preparation method thereof on a kind of silicon

Country Status (1)

Country Link
CN (1) CN104576714B (en)

Cited By (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN106601787A (en) * 2016-12-01 2017-04-26 北京大学 InxAlyGal-x-yN/GaN heterostructure epitaxy method
CN106783726A (en) * 2016-12-30 2017-05-31 苏州爱彼光电材料有限公司 Compound substrate and preparation method thereof, semiconductor devices
CN107546261A (en) * 2016-06-29 2018-01-05 江西省昌大光电科技有限公司 Semi-insulating GaN film and high electronic migration rate transmistor epitaxial structure
CN108172501A (en) * 2017-12-22 2018-06-15 北京大学 The epitaxial growth method of the continuous thick films of GaN in a kind of foreign substrate
CN108550518A (en) * 2018-05-10 2018-09-18 南京大学 The method of the superlattices insert layer for alleviating/eliminating aluminum gallium nitride film surface crackle is grown using molecular beam epitaxy technique
CN111009579A (en) * 2018-10-08 2020-04-14 合肥彩虹蓝光科技有限公司 Semiconductor heterostructure and semiconductor device
CN111009468A (en) * 2018-10-08 2020-04-14 北京大学 Preparation method and application of semiconductor heterostructure
CN111863945A (en) * 2020-07-15 2020-10-30 北京大学 High-resistance gallium nitride and preparation method of heterostructure thereof
CN113725330A (en) * 2021-08-10 2021-11-30 广州市众拓光电科技有限公司 Silicon-based LED epitaxial structure and preparation method and application thereof
CN118016710A (en) * 2024-04-10 2024-05-10 英诺赛科(珠海)科技有限公司 GaN HEMT device and manufacturing method thereof

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7098490B2 (en) * 2003-06-02 2006-08-29 Hrl Laboratories, Llc GaN DHFET
CN101312207A (en) * 2007-05-21 2008-11-26 张乃千 Enhancement type gallium nitride HEMT device structure
CN102569390A (en) * 2010-12-24 2012-07-11 中国科学院微电子研究所 High-breakdown gallium nitride-based field effect transistor device and manufacturing method thereof
CN102842613A (en) * 2012-09-18 2012-12-26 中国科学院半导体研究所 Double-heterostructure GaN-based high-electron mobility transistor structure and preparation method
CN102931230A (en) * 2012-11-19 2013-02-13 中国科学院半导体研究所 Double-heterojunction gallium nitride based HEMT (High Electron Mobility Transistor) taking aluminum-gallium-nitrogen as high-resistance layer and manufacturing method thereof

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7098490B2 (en) * 2003-06-02 2006-08-29 Hrl Laboratories, Llc GaN DHFET
CN101312207A (en) * 2007-05-21 2008-11-26 张乃千 Enhancement type gallium nitride HEMT device structure
CN102569390A (en) * 2010-12-24 2012-07-11 中国科学院微电子研究所 High-breakdown gallium nitride-based field effect transistor device and manufacturing method thereof
CN102842613A (en) * 2012-09-18 2012-12-26 中国科学院半导体研究所 Double-heterostructure GaN-based high-electron mobility transistor structure and preparation method
CN102931230A (en) * 2012-11-19 2013-02-13 中国科学院半导体研究所 Double-heterojunction gallium nitride based HEMT (High Electron Mobility Transistor) taking aluminum-gallium-nitrogen as high-resistance layer and manufacturing method thereof

Cited By (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN107546261A (en) * 2016-06-29 2018-01-05 江西省昌大光电科技有限公司 Semi-insulating GaN film and high electronic migration rate transmistor epitaxial structure
CN106601787B (en) * 2016-12-01 2020-06-26 北京大学 InxAlyGa1-x-yN/GaN heterostructure and epitaxial method thereof
CN106601787A (en) * 2016-12-01 2017-04-26 北京大学 InxAlyGal-x-yN/GaN heterostructure epitaxy method
CN106783726A (en) * 2016-12-30 2017-05-31 苏州爱彼光电材料有限公司 Compound substrate and preparation method thereof, semiconductor devices
CN108172501A (en) * 2017-12-22 2018-06-15 北京大学 The epitaxial growth method of the continuous thick films of GaN in a kind of foreign substrate
CN108550518A (en) * 2018-05-10 2018-09-18 南京大学 The method of the superlattices insert layer for alleviating/eliminating aluminum gallium nitride film surface crackle is grown using molecular beam epitaxy technique
CN108550518B (en) * 2018-05-10 2020-03-24 南京大学 Method for growing superlattice insertion layer for relieving/eliminating aluminum gallium nitrogen film surface cracks by adopting molecular beam epitaxy technology
CN111009579A (en) * 2018-10-08 2020-04-14 合肥彩虹蓝光科技有限公司 Semiconductor heterostructure and semiconductor device
CN111009468A (en) * 2018-10-08 2020-04-14 北京大学 Preparation method and application of semiconductor heterostructure
CN111863945A (en) * 2020-07-15 2020-10-30 北京大学 High-resistance gallium nitride and preparation method of heterostructure thereof
CN113725330A (en) * 2021-08-10 2021-11-30 广州市众拓光电科技有限公司 Silicon-based LED epitaxial structure and preparation method and application thereof
CN118016710A (en) * 2024-04-10 2024-05-10 英诺赛科(珠海)科技有限公司 GaN HEMT device and manufacturing method thereof
CN118016710B (en) * 2024-04-10 2024-07-02 英诺赛科(珠海)科技有限公司 GaN HEMT device and manufacturing method thereof

Also Published As

Publication number Publication date
CN104576714B (en) 2017-11-07

Similar Documents

Publication Publication Date Title
CN104576714B (en) High mobility GaN base heterojunction structure and preparation method thereof on a kind of silicon
Green et al. β-Gallium oxide power electronics
JP6705831B2 (en) Epitaxial substrate for semiconductor element, semiconductor element, and method for manufacturing epitaxial substrate for semiconductor element
CN101266999B (en) GaN dual heterogeneity node field effect transistor structure and its making method
CN109346400B (en) High-quality Ga2O3Film and heteroepitaxial preparation method thereof
CN106920849A (en) Ga with good heat dissipation performance2O3Base metal oxide semiconductor field effect transistor and preparation method thereof
CN104600109A (en) High pressure resistant nitride semiconductor epitaxial structure and growing method thereof
CN102851734B (en) Semiconductor extension structure and growing method thereof
WO2017077989A1 (en) Epitaxial substrate for semiconductor elements, semiconductor element, and production method for epitaxial substrates for semiconductor elements
CN102969341A (en) Nitride high electronic mobility transistor extension structure of component gradually-changed ALyGal-yN buffer layer
CN102427084B (en) Gallium-nitride-based high electron mobility transistor and manufacturing method
Oshima et al. Progress and challenges in the development of ultra-wide bandgap semiconductor α-Ga2O3 toward realizing power device applications
KR102232558B1 (en) Group 13 nitride composite substrate, semiconductor element, and production method for group 13 nitride composite substrate
CN104752162A (en) Semi-insulated GaN film and preparation method thereof
CN103633134A (en) Thick-film high-resistance nitride semiconductor epitaxy structure and growing method thereof
JP6730301B2 (en) Method for manufacturing epitaxial substrate for semiconductor device
CN101901759B (en) MOCVD (Metal-organic Chemical Vapor Deposition) growth method of nonpolar a-side GaN film on r-side based Al2O3 substrate
CN111063726A (en) Epitaxial structure of Si-based gallium nitride device
CN104733511A (en) Gallium nitride extensional structure which grows on silicon substrate
CN104465720A (en) Semiconductor epitaxial structure and growth method thereof
CN102856359B (en) Semiconductor extension structure and growing method thereof
CN111584627A (en) Approximate homoepitaxy HEMT device structure and preparation method thereof
CN212991102U (en) Composite substrate structure
CN111081762B (en) Epitaxial structure of HEMT device
JP6944569B2 (en) Epitaxial substrates for semiconductor devices and semiconductor devices

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant
TR01 Transfer of patent right
TR01 Transfer of patent right

Effective date of registration: 20201012

Address after: 101300, No. two, 1 road, Shunyi Park, Zhongguancun science and Technology Park, Beijing, Shunyi District

Patentee after: Beijing zhongbosin Semiconductor Technology Co., Ltd

Address before: 5 Yiheyuan Road, Haidian District, Beijing 100871

Patentee before: Peking University