CN104576714B - High mobility GaN base heterojunction structure and preparation method thereof on a kind of silicon - Google Patents

High mobility GaN base heterojunction structure and preparation method thereof on a kind of silicon Download PDF

Info

Publication number
CN104576714B
CN104576714B CN201510037027.2A CN201510037027A CN104576714B CN 104576714 B CN104576714 B CN 104576714B CN 201510037027 A CN201510037027 A CN 201510037027A CN 104576714 B CN104576714 B CN 104576714B
Authority
CN
China
Prior art keywords
layer
gan base
silicon substrate
gallium nitride
silicon
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201510037027.2A
Other languages
Chinese (zh)
Other versions
CN104576714A (en
Inventor
杨学林
沈波
程建朋
桑玲
许福军
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Beijing zhongbosin Semiconductor Technology Co., Ltd
Original Assignee
Peking University
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Peking University filed Critical Peking University
Priority to CN201510037027.2A priority Critical patent/CN104576714B/en
Publication of CN104576714A publication Critical patent/CN104576714A/en
Application granted granted Critical
Publication of CN104576714B publication Critical patent/CN104576714B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/778Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/0684Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape, relative sizes or dispositions of the semiconductor regions or junctions between the regions
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/12Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/20Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only AIIIBV compounds
    • H01L29/2003Nitride compounds
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/12Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/20Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only AIIIBV compounds
    • H01L29/201Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only AIIIBV compounds including two or more compounds, e.g. alloys
    • H01L29/205Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only AIIIBV compounds including two or more compounds, e.g. alloys in different semiconductor regions, e.g. heterojunctions
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007Multistep manufacturing processes
    • H01L29/66075Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409Unipolar field-effect transistors
    • H01L29/66446Unipolar field-effect transistors with an active layer made of a group 13/15 material, e.g. group 13/15 velocity modulation transistor [VMT], group 13/15 negative resistance FET [NERFET]
    • H01L29/66462Unipolar field-effect transistors with an active layer made of a group 13/15 material, e.g. group 13/15 velocity modulation transistor [VMT], group 13/15 negative resistance FET [NERFET] with a heterojunction interface channel or gate, e.g. HFET, HIGFET, SISFET, HJFET, HEMT

Abstract

The invention provides high mobility GaN base heterojunction structure and preparation method thereof on a kind of silicon substrate, belong to technical field of semiconductors.The GaN base heterojunction structure is stratiform overlaying structure, and material from bottom to top is followed successively by:Silicon substrate, nucleating layer, stress and powder injection molding layer, epitaxial layer, channel layer, insert layer and barrier layer, wherein stress and powder injection molding layer are AlGaN layer, and its thickness is 10 μm of 10nm;And Al molar constituents are 1 26%.Compared with GaN base hetero structure epitaxy technology on existing cumbersome silicon, defect concentration can be greatly reduced in the present invention, improve the crystal mass of heterogeneous structure material, be quite suitable for high frequency, the development of high-power component of low cost.

Description

High mobility GaN base heterojunction structure and preparation method thereof on a kind of silicon
Technical field
The invention belongs to technical field of semiconductors, high mobility GaN base is heterogeneous on more particularly to a kind of silicon (Si) substrate Structure and preparation method thereof.
Background technology
Third generation semiconductor by representative of group III-nitride has high energy gap, high breakdown electric field, high saturated electrons The excellent property such as drift velocity and strong polarization, is based particularly on the high mobility transistor of AlGaN/GaN heterojunction structures (HEMT) there is the excellent specific properties such as switching speed is fast, conducting resistance is low, device volume is small, high temperature resistant, energy-conservation, be expected in the next generation Highly efficient power field of electronic devices is used widely.
In using sapphire, carborundum, silicon as the GaN base heterogeneous structure material of backing material, the upper GaN base heterojunction structures of Si Material and device are because it is in large scale, low cost and with having obvious advantage in terms of existing Si process compatibles, in the sun Can the field such as inverter, hybrid vehicle inverter, power power-supply, the power converter of household electrical appliance and industrial equipment have extensively Therefore general application prospect, also become one of focus of nitride arena research in the world.
Two-dimensional electron gas mobility and concentration are two most important indexs for characterizing GaN base heterogeneous structure material quality, right Play an important roll in the output current density and power density for improving device.And influence the scattering machine of two-dimensional electron gas mobility System mainly has interface roughness scattering, dislocation scattering, alloy disorder scattering and phon scattering etc..For GaN base on Si substrates Contain substantial amounts of defect in heterogeneous structure material, the larger lattice mismatch due to existing, the material extended outside, these defects are significantly The raising of two-dimensional electron gas performance is limited, while having had a strong impact on the reliability of device.On the other hand, it is high due to thermal mismatching After temperature growth GaN base material, the huge tensile stress that GaN base epitaxial material can be applied by Si substrates during cooling, Cause the strong warpage of epitaxial material or even cracking, it is difficult to meet the requirement of technique.Therefore, how by stress and defect project, The cracking of epitaxial material is avoided, and obtains the GaN base Heterostructure Epitaxial Materials of low-defect-density, is to develop GaN base work(on Si Rate electronic device needs the matter of utmost importance solved.In the prior art in order to realize on Si the stress of GaN heterogeneous structure materials and lack Control is fallen into, that improves two-dimensional electron gas transports performance, and following three kinds of methods are usually taken in the world:
(1) low-temperature AlN interlayer technology, such as [1] A.Dadgar et al., Jpn.J.Appl.Phys.39 L1183 (2000).This technological merit can be achieved on thicker GaN base epitaxial layer, but because the crystal mass of N layers of low temperature AI is poor So that the quality of GaN base epitaxial layer is also affected, it is less desirable in terms of the mobility of two-dimensional electron gas is improved.Exist simultaneously Multiple heating and cooling is needed in MOCVD epitaxy, the complexity of epitaxy technique is considerably increased.
(2) AlN/GaN superlattices technology, such as [2] E.Feltin et al., Phys.Status Solidi (a) 188 531(2001).This technology can reduce dislocation density to a certain extent, improve crystal mass, but in the preparation of thick film GaN It is upper that there is certain difficulty, while the cycle is long, add extension cost.
(3) Al composition gradients gradual change AlGaN technologies (being generally from high Al contents gradient to low Al components), such as [3] K.Cheng et al.J.Electron.Mater.25,4(2006).This technology is related in the middle of both the above technology To multiple (more than three times) ternary alloy three-partalloy AlGaN growth, because Al components are influenceed quicker by MOCVD reative cells such as temperature Sense, epitaxial step is more, also by certain challenge in the repeatability and stability of Stress Control.
The content of the invention
It is an object of the invention to overcome answering for the technical not enough and technique of GaN base hetero structure epitaxy on existing Si Polygamy there is provided high mobility GaN base heterojunction structure on a kind of Si, i.e., by the use of the low Al components AlGaN of individual layer as stress and Powder injection molding layer, to prepare high mobility GaN base heterogeneous structure material on Si.
To achieve these goals, technical scheme is as follows:High mobility GaN base heterojunction structure on a kind of Si, from the bottom to top Include successively:Silicon substrate;Nucleating layer;The nucleating layer is on silicon substrate, stress and powder injection molding layer;The stress and powder injection molding Layer is on nucleating layer, epitaxial layer;The epitaxial layer is on stress and powder injection molding layer, channel layer;The channel layer is in epitaxial layer On, insert layer;The insert layer is on channel layer, barrier layer;The barrier layer is on insert layer, wherein stress and defect control Preparative layer is AlGaN layer, and its thickness is 10nm-10 μm, and Al molar constituents are 1-26%.
The present invention also provides a kind of preparation method of high mobility GaN base heterojunction structure, can be effective gram using this method The technical complexity of GaN base hetero structure epitaxy on existing Si substrates is taken, epitaxy technique is simple and effective and rapid, stability Height, while heterojunction structure crystal mass can be increased substantially, improves the transport property of two-dimensional electron gas, comprises the following steps:
(1) Si substrates are selected;
(2) one layer of aluminum gallium nitride or aln nucleation layer are grown on a si substrate;
(3) growth stress and powder injection molding layer on nucleating layer, the stress and powder injection molding layer are AlGaN layer, its thickness For 10nm-10 μm, and Al molar constituents are 1-26%;
(4) growing gallium nitride or aluminum gallium nitride epitaxial layer on stress and powder injection molding layer;
(5) growing gallium nitride or indium gallium nitrogen channel layer on epitaxial layer;
(6) the growing aluminum nitride insert layer on channel layer;
(7) aluminum gallium nitride barrier layer or indium aluminium nitrogen barrier layer are grown in insert layer, so as to prepare GaN base on a si substrate Heterojunction structure.
It is preferred that, the nucleating layer, stress and powder injection molding layer, epitaxial layer, channel layer, the growth of insert layer and barrier layer Method is Metal Organic Vapor extension (MOCVD), and molecular beam epitaxy (MBE), hydride gas-phase epitaxy (HVPE) is gentle One kind in phase epitaxy (CVD).
The present invention uses unique low aluminium component aluminum gallium nitride of individual layer as stress and powder injection molding layer, further by accurate Control growth conditions, such as temperature, pressure, V/III etc., the defect concentration in GaN epitaxial layer can be effectively reduced, is improved different The mobility of the crystal mass of structural material material, particularly two-dimensional electron gas.With reference to shown in Fig. 2, the GaN prepared using the present invention X-ray diffraction (XRD) plane of symmetry (002) of epitaxial layer and the halfwidth (FWHM) of asymmetric face (102) rocking curve are respectively 389arcsec and 527arcsec;The AlGaN/GaN heterojunction structures of extension two-dimensional electron gas (2DEG) at room temperature on this basis Mobility [mu]=2030cm2/ V.s, carrier concentration n=8.4E12/cm2
It is of the invention by the low aluminium component aluminium of individual layer compared with GaN base hetero structure epitaxy technology on existing cumbersome Si Gallium nitrogen is as stress and powder injection molding layer, and not only preparation method is simple and easy to apply, and defect concentration can be greatly reduced, and improves different The crystal mass of structural material material, is quite suitable for high frequency, the development of high-power component of low cost.
Brief description of the drawings
Fig. 1 is high mobility GaN base heterojunction structure schematic diagram on silicon of the present invention;
Fig. 2 is X-ray diffraction (XRD) figure of the GaN epitaxial layer prepared using the present invention;Wherein (a) is GaN epitaxial layer The XRD planes of symmetry (002) rocking curve;(b) it is the asymmetric faces of XRD (102) rocking curve of GaN epitaxial layer.
Embodiment
With reference to shown in Fig. 1, the invention provides high mobility GaN base heterojunction structure on a kind of silicon, wrap successively from the bottom to top Include:Monocrystalline substrate 1;Nucleating layer 2;Stress and powder injection molding layer 3;Epitaxial layer of gallium nitride 4;Gallium nitride channel layer 5;Aluminium nitride is inserted Enter layer 6;Aluminum gallium nitride barrier layer or indium aluminium nitrogen barrier layer 7.
Embodiment 1
(1) a kind of monocrystalline substrate 1 is selected, the crystal orientation of silicon includes silicon (111), silicon (100), silicon (110) etc.;
(2) aluminum gallium nitride is grown in single crystalline substrate as nucleating layer 2, growth temperature is 900-1200 DEG C, and growth pressure is 10-200mbar, growth thickness is 10nm-2 μm;
(3) in the Epitaxial growth aluminum gallium nitride of nucleating layer 2 as stress and powder injection molding layer 3, growth temperature is 900-1200 DEG C, growth pressure is 10-200mbar, and growth thickness is 10nm-10 μm, and the molar constituent of aluminium is 1%, and the layer plays regulation and control should Power and the effect for suppressing defect;
(4) the growing gallium nitride epitaxial layer 4 on stress and powder injection molding layer 3, growth temperature is 900-1100 DEG C, growth pressure Power is 10-200mbar, and thickness is 10nm-20 μm, and epitaxial layer of gallium nitride plays a part of improving crystal mass and surface topography;
(5) the growing gallium nitride channel layer 5 on epitaxial layer of gallium nitride 4, growth temperature is 900-1200 DEG C, and growth pressure is 10-200mbar, thickness is 2nm-1.0 μm, and a good transfer passages are provided for two-dimensional electron gas;
(6) the growing aluminum nitride insert layer 6 in gallium nitride channel layer 5, reduction alloy disorder scattering, growth temperature is 900- 1200 DEG C, growth pressure is 10-200mbar, and thickness is 0.5nm-3.0nm;
(7) aluminum gallium nitride barrier layer 7 is grown on aln inserting layer 6, growth temperature is 750-1200 DEG C, and growth pressure is 10-200mbar, thickness is 3nm-50nm, constitutes and partly leads together with gallium nitride channel layer 5 below and aln inserting layer 6 Bulk heterojunction structure, the two-dimensional electron gas with high migration characteristic of high concentration is formed in its interface.
Embodiment 2
(1) a kind of monocrystalline substrate 1 is selected, the crystal orientation of silicon includes silicon (111), silicon (100);
(2) growing aluminum nitride is as nucleating layer 2 in single crystalline substrate, and growth temperature is 900-1200 DEG C, and growth pressure is 10-200mbar, growth thickness is 10nm-2 μm;
(3) in the Epitaxial growth aluminum gallium nitride of nucleating layer 2 as stress and powder injection molding layer 3, growth temperature is 900-1200 DEG C, growth pressure is 10-200mbar, and growth thickness is 10nm-10 μm, and the molar constituent of aluminium is 15%, and the layer plays regulation and control should Power and the effect for suppressing defect;
(4) growth aluminum gallium nitride epitaxial layer 4, mole group of the aluminium of the aluminum gallium nitride epitaxial layer 4 on stress and powder injection molding layer 3 It is divided into 0.01-15%, growth temperature is 900-1100 DEG C, growth pressure is 10-200mbar, thickness is 10nm-20 μm, gallium aluminium Nitrogen epitaxial layer plays a part of improving crystal mass and surface topography;
(5) the growing gallium nitride channel layer 5 on aluminum gallium nitride epitaxial layer 4, growth temperature is 900-1200 DEG C, and growth pressure is 10-200mbar, thickness is 2nm-1.0 μm, and a good transfer passages are provided for two-dimensional electron gas;
(6) the growing aluminum nitride insert layer 6 in gallium nitride channel layer 5, reduction alloy disorder scattering, growth temperature is 900- 1200 DEG C, growth pressure is 10-200mbar, and thickness is 0.5nm-3.0nm;
(7) indium aluminium nitrogen barrier layer 7 is grown on aln inserting layer 6, growth temperature is 750-1200 DEG C, and growth pressure is 10-200mbar, thickness is 3nm-50nm, constitutes and partly leads together with gallium nitride channel layer 5 below and aln inserting layer 6 Bulk heterojunction structure, the two-dimensional electron gas with high migration characteristic of high concentration is formed in its interface.
Embodiment 3
(1) a kind of monocrystalline substrate 1 is selected;
(2) aluminum gallium nitride or aluminium nitride are grown in single crystalline substrate as nucleating layer 2, growth temperature is 900-1200 DEG C, raw Long pressure is 10-200mbar, and growth thickness is 10nm-2 μm;
(3) in the Epitaxial growth aluminum gallium nitride of nucleating layer 2 as stress and powder injection molding layer 3, growth temperature is 900-1200 DEG C, growth pressure is 10-200mbar, and growth thickness is 10nm-10 μm, and the molar constituent of aluminium is 23.4%, and the layer plays regulation and control Stress and the effect for suppressing defect;
(4) the growing gallium nitride epitaxial layer 4 on stress and powder injection molding layer 3, growth temperature is 900-1100 DEG C, growth pressure Power is 10-200mbar, and thickness is 10nm-20 μm, and epitaxial layer of gallium nitride plays a part of improving crystal mass and surface topography;
(5) indium gallium nitrogen channel layer 5 is grown on epitaxial layer of gallium nitride 4, the molar constituent of the indium of the indium gallium nitrogen channel layer is 0.01-100%, growth temperature is 600-1200 DEG C, and growth pressure is 10-1000mbar, and thickness is 2nm-1.0 μm, is two dimension Electron gas provides a good transfer passages;
(6) the growing aluminum nitride insert layer 6 on indium gallium nitrogen channel layer 5, reduction alloy disorder scattering, growth temperature is 900- 1200 DEG C, growth pressure is 10-200mbar, and thickness is 0.5nm-3.0nm;
(7) aluminum gallium nitride barrier layer or indium aluminium nitrogen barrier layer 7 are grown on aln inserting layer 6, growth temperature is 750- 1200 DEG C, growth pressure is 10-200mbar, and thickness is 3nm-50nm, is inserted with gallium nitride channel layer 5 below and aluminium nitride Enter layer 6 and constitute semiconductor heterostructure together, the two-dimensional electron gas with high migration characteristic of high concentration is formed in its interface.
Embodiment described above technological thought only to illustrate the invention and feature, it describes more specific and in detail, Its object is to enable one of ordinary skill in the art to understand present disclosure and implement according to this, therefore can not be only with this To limit the scope of the claims of the present invention, but therefore it can not be interpreted as limitation of the scope of the invention.It should be pointed out that pair For one of ordinary skill in the art, without departing from the inventive concept of the premise, some deformations can also be made and changed Enter, i.e., all changes made according to disclosed spirit should be covered in the scope of the claims of the present invention.

Claims (6)

1. high mobility GaN base heterojunction structure on a kind of silicon substrate, the structure is stratiform overlaying structure, material from bottom to top according to It is secondary to be:Silicon substrate, nucleating layer, stress and powder injection molding layer, epitaxial layer, channel layer, insert layer and barrier layer, the channel layer, Insert layer and barrier layer constitute semiconductor heterostructure together, it is characterised in that the nucleating layer be AlGaN layer or AlN layers, its Thickness range is 10nm-2 μm, and stress and powder injection molding layer are AlGaN layer, and its thickness is 10nm-10 μm;And Al molar constituents are 1-26%, the epitaxial layer is gallium nitride or aluminum gallium nitride, and its thickness range is 10nm-20 μm.
2. high mobility GaN base heterojunction structure on silicon substrate as claimed in claim 1, it is characterised in that the silicon substrate is Conductive silicon substrate or semi-insulating silicon substrate, the crystal orientation of silicon include silicon (111), silicon (100), silicon (110).
3. high mobility GaN base heterojunction structure on silicon substrate as claimed in claim 1, it is characterised in that the channel layer is Gallium nitride or indium gallium nitrogen, its thickness range are 2nm-1.0 μm.
4. high mobility GaN base heterojunction structure on silicon substrate as claimed in claim 1, it is characterised in that the insert layer is Aluminium nitride, its thickness range is 0.5nm-3.0nm.
5. high mobility GaN base heterojunction structure on silicon substrate as claimed in claim 1, it is characterised in that the barrier layer is Aluminum gallium nitride or indium aluminium nitrogen, its thickness range are 3nm-50nm.
6. a kind of method for preparing high mobility GaN base heterojunction structure on silicon substrate as claimed in claim 1, its feature exists In, using the one or more in vapour phase epitaxy or molecular beam epitaxy, grow on a si substrate one layer of aluminum gallium nitride or aluminium nitride into Stratum nucleare;AlGaN stress and powder injection molding layer are then grown on nucleating layer;Then nitridation is grown on stress and powder injection molding layer Gallium or aluminum gallium nitride epitaxial layer;Growing gallium nitride or indium gallium nitrogen channel layer on epitaxial layer again;Then nitridation is grown on channel layer Aluminium insert layer;Aluminum gallium nitride barrier layer or indium aluminium nitrogen barrier layer are finally grown on aln inserting layer, so as to make on a si substrate It is standby go out GaN base heterojunction structure.
CN201510037027.2A 2015-01-23 2015-01-23 High mobility GaN base heterojunction structure and preparation method thereof on a kind of silicon Active CN104576714B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201510037027.2A CN104576714B (en) 2015-01-23 2015-01-23 High mobility GaN base heterojunction structure and preparation method thereof on a kind of silicon

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201510037027.2A CN104576714B (en) 2015-01-23 2015-01-23 High mobility GaN base heterojunction structure and preparation method thereof on a kind of silicon

Publications (2)

Publication Number Publication Date
CN104576714A CN104576714A (en) 2015-04-29
CN104576714B true CN104576714B (en) 2017-11-07

Family

ID=53092368

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201510037027.2A Active CN104576714B (en) 2015-01-23 2015-01-23 High mobility GaN base heterojunction structure and preparation method thereof on a kind of silicon

Country Status (1)

Country Link
CN (1) CN104576714B (en)

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN107546261A (en) * 2016-06-29 2018-01-05 江西省昌大光电科技有限公司 Semi-insulating GaN film and high electronic migration rate transmistor epitaxial structure
CN106601787B (en) * 2016-12-01 2020-06-26 北京大学 InxAlyGa1-x-yN/GaN heterostructure and epitaxial method thereof
CN106783726A (en) * 2016-12-30 2017-05-31 苏州爱彼光电材料有限公司 Compound substrate and preparation method thereof, semiconductor devices
CN108172501A (en) * 2017-12-22 2018-06-15 北京大学 The epitaxial growth method of the continuous thick films of GaN in a kind of foreign substrate
CN108550518B (en) * 2018-05-10 2020-03-24 南京大学 Method for growing superlattice insertion layer for relieving/eliminating aluminum gallium nitrogen film surface cracks by adopting molecular beam epitaxy technology
CN111009468A (en) * 2018-10-08 2020-04-14 北京大学 Preparation method and application of semiconductor heterostructure
CN111009579A (en) * 2018-10-08 2020-04-14 合肥彩虹蓝光科技有限公司 Semiconductor heterostructure and semiconductor device
CN111863945A (en) * 2020-07-15 2020-10-30 北京大学 High-resistance gallium nitride and preparation method of heterostructure thereof

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7098490B2 (en) * 2003-06-02 2006-08-29 Hrl Laboratories, Llc GaN DHFET
CN101312207B (en) * 2007-05-21 2011-01-05 西安捷威半导体有限公司 Enhancement type HEMT device structure and its manufacture method
CN102569390A (en) * 2010-12-24 2012-07-11 中国科学院微电子研究所 High-breakdown gallium nitride-based field effect transistor device and manufacturing method thereof
CN102842613B (en) * 2012-09-18 2016-01-13 中国科学院半导体研究所 Double-heterostructure gallium nitride based transistor structure with high electron mobility and manufacture method
CN102931230B (en) * 2012-11-19 2015-11-18 中国科学院半导体研究所 Aluminum gallium nitride does the gallium nitrate based HEMT of double heterojunction and the manufacture method of resistive formation

Also Published As

Publication number Publication date
CN104576714A (en) 2015-04-29

Similar Documents

Publication Publication Date Title
CN104576714B (en) High mobility GaN base heterojunction structure and preparation method thereof on a kind of silicon
Green et al. β-Gallium oxide power electronics
JP6705831B2 (en) Epitaxial substrate for semiconductor element, semiconductor element, and method for manufacturing epitaxial substrate for semiconductor element
CN101266999B (en) GaN dual heterogeneity node field effect transistor structure and its making method
CN106920849B (en) Ga with good heat dissipation performance2O3Base metal oxide semiconductor field effect transistor and preparation method thereof
CN109346400B (en) High-quality Ga2O3Film and heteroepitaxial preparation method thereof
KR20220020817A (en) Epitaxial Growth Method for Reduction of Interfacial Thermal Resistance of Gallium Nitride High Electron Mobility Field Effect Transistor
CN104600109A (en) High pressure resistant nitride semiconductor epitaxial structure and growing method thereof
CN105161578B (en) The growing method of GaN film and compound GaN film on Si substrates
WO2017077989A1 (en) Epitaxial substrate for semiconductor elements, semiconductor element, and production method for epitaxial substrates for semiconductor elements
CN102851734B (en) Semiconductor extension structure and growing method thereof
CN103633134A (en) Thick-film high-resistance nitride semiconductor epitaxy structure and growing method thereof
Oshima et al. Progress and challenges in the development of ultra-wide bandgap semiconductor α-Ga2O3 toward realizing power device applications
JP6730301B2 (en) Method for manufacturing epitaxial substrate for semiconductor device
CN101901759B (en) MOCVD (Metal-organic Chemical Vapor Deposition) growth method of nonpolar a-side GaN film on r-side based Al2O3 substrate
CN111063726A (en) Epitaxial structure of Si-based gallium nitride device
Peng et al. Growth and characterization of AlGaN/AlN/GaN/AlGaN double heterojunction structures with AlGaN as buffer layers
CN112687525B (en) Epitaxial method for improving quality of ultrathin gallium nitride field effect transistor
CN102856359B (en) Semiconductor extension structure and growing method thereof
CN104465720A (en) Semiconductor epitaxial structure and growth method thereof
CN105006427B (en) A kind of method that high-quality gallium nitride epitaxial structure is grown using low temperature buffer layer
CN111584627A (en) Approximate homoepitaxy HEMT device structure and preparation method thereof
US9123637B2 (en) Semiconductor epitaxial structure and method for forming the same
CN111009579A (en) Semiconductor heterostructure and semiconductor device
CN208142186U (en) A kind of high electronic migration rate transmistor epitaxial structure

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant
TR01 Transfer of patent right

Effective date of registration: 20201012

Address after: 101300, No. two, 1 road, Shunyi Park, Zhongguancun science and Technology Park, Beijing, Shunyi District

Patentee after: Beijing zhongbosin Semiconductor Technology Co., Ltd

Address before: 5 Yiheyuan Road, Haidian District, Beijing 100871

Patentee before: Peking University

TR01 Transfer of patent right