CN104181473A - Current source calibrating circuit - Google Patents

Current source calibrating circuit Download PDF

Info

Publication number
CN104181473A
CN104181473A CN201410421448.0A CN201410421448A CN104181473A CN 104181473 A CN104181473 A CN 104181473A CN 201410421448 A CN201410421448 A CN 201410421448A CN 104181473 A CN104181473 A CN 104181473A
Authority
CN
China
Prior art keywords
resistance
operational amplifier
current source
triode
amplifier amp1
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN201410421448.0A
Other languages
Chinese (zh)
Inventor
林剑辉
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
CHANGSHA RUIDAXING MICROELECTRONICS Co Ltd
Original Assignee
CHANGSHA RUIDAXING MICROELECTRONICS Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by CHANGSHA RUIDAXING MICROELECTRONICS Co Ltd filed Critical CHANGSHA RUIDAXING MICROELECTRONICS Co Ltd
Priority to CN201410421448.0A priority Critical patent/CN104181473A/en
Publication of CN104181473A publication Critical patent/CN104181473A/en
Pending legal-status Critical Current

Links

Landscapes

  • Amplifiers (AREA)
  • Control Of Electrical Variables (AREA)

Abstract

The invention provides a current source calibration circuit, and belongs to the field of integration circuits. The current source calibrating circuit comprises a current source circuit and a calibrating circuit, wherein the current source circuit is composed of an operational amplifier amp1, triodes Q1 and Q2 and resistors R1, R2, R3, R4 and R5, and the calibrating circuit comprises a triode Q10, NMOS tubes M0, M1, M2, M3, M4 and M5, switches S1, S2, S3, S4 and S5 and resistors R10 and R11. Compared with an existing current source circuit, external resistors do not need to be used, the current source calibrating circuit has the advantages of being good in calibration linearity, simple in structure and the like, precision of a current source is improved, and calibration cost of the current source is reduced.

Description

A kind of current source calibration circuit
Technical field
The invention belongs to integrated circuit fields, particularly a kind of current source calibration circuit.
Background technology
In integrated circuit (IC) design, the application of current source is very extensive, for example, in current steering DAC, just need a large amount of accurate current sources.Accurate current source not only can improve the performance of electronic product, and in the mill because less variation range is also conducive to improve output.But produced divided by resistance by voltage because current current source is many, and in chip, resistance variations is very large, sometimes even up to more than 50%, so current source is just calibrated and has been necessary very much.
In order to obtain precision current source, the most frequently used method is to use an accurate non-essential resistance, thereby produces an accurate current source at present.This method is often used in the time that required current source number is little.If but while needing to use a large amount of current source array in our circuit, this method just need to be used a large amount of non-essential resistances, has greatly increased cost.
Summary of the invention
In view of this, the invention provides a kind of current source calibration circuit, to improve the precision of current source.
A kind of current source calibration circuit, comprise the current source circuit being formed by operational amplifier amp1, triode Q1, Q2 and resistance R 1, R2, R3, R4, R5 and manage M0, M1, M2, M3, M4, M5 by triode Q10, NMOS, the calibration circuit of switch S 1, S2, S3, S4, S5 and resistance R 10, R11 composition;
Wherein, when the positive input terminal of operational amplifier amp1 accesses GND by resistance R 1, connect the collector of triode Q1, the negative input termination reference voltage V REF of operational amplifier amp1, the base stage of operational amplifier amp1 output termination triode Q1, Q2, Q10; One end of triode Q1 emitter connecting resistance R2; The other end connecting resistance R3 of resistance R 2; Another termination power vd D of resistance R 3; Triode Q2 collector meets current source module output terminal I1, one end of emitter connecting resistance R4; One end of the other end connecting resistance R5 of resistance R 4 connects the total end of switch S 1~S5 simultaneously; Another termination power vd D of resistance R 5; The source ground of NMOS pipe M0, grid and drain electrode are joined and are connect the grid of the collector of triode Q10 and NMOS pipe M1, M2, M3, M4, M5 simultaneously; Triode Q10 base stage connects the output terminal of operational amplifier amp1, one end of emitter connecting resistance R10; The other end of resistance R 10 and resistance R 11 are joined; Another termination power vd D of resistance R 11; All ground connection of source electrode of NMOS pipe M1, M2, M3, M4, M5, one end that switch S 1, S2, S3, S4, S5 are received respectively in drain electrode; The other end of switch S 1, S2, S3, S4, S5 is connected to each other and accesses the end that joins of R4 and R5.
Further, described operational amplifier amp1 is one-level operational amplifier.Wherein, the source electrode of PMOS pipe M10 meets power vd D, and grid and drain electrode are joined, and receives the drain electrode of grid and the NMOS pipe M12 of PMOS pipe M11; The source electrode of PMOS pipe M11 meets power vd D, and drain electrode meets the output VOUT of operational amplifier amp1; The grid of NMOS pipe M12 meets the positive input terminal INP of operational amplifier amp1, and source electrode connects the NMOS pipe source electrode of M13 and one end of resistance R 10; The other end ground connection of resistance R 10; The grid of NMOS pipe M13 meets the negative input end INN of operational amplifier amp1, and drain electrode meets the output terminal VOUT of operational amplifier amp1.
Further, the ratio of the breadth length ratio W/L of described NMOS pipe M1, M2, M3, M4, M5 is 1:2:4:8:16, and the breadth length ratio W/L of NMOS pipe M0 does not limit.
Further, described switch S 1, S2, S3, S4, S5 are the metal-oxide-semiconductor that metal fuse or grid are subject to outside input control.
Current source calibration circuit provided by the invention, in improving current source precision and reliability, simple in structure and easily realization, has higher actual application value.
Brief description of the drawings
In order to be illustrated more clearly in the embodiment of the present invention or technical scheme of the prior art, to the accompanying drawing of required use in embodiment or description of the Prior Art be briefly described below, apparently, accompanying drawing in the following describes is only some embodiments of the present invention, for those of ordinary skill in the art, do not paying under the prerequisite of creative work, can also obtain according to these accompanying drawings other accompanying drawing.
Fig. 1 is the structural representation of current source calibration circuit provided by the invention.
Fig. 2 is the circuit diagram of the operational amplifier amp1 in current source calibration circuit provided by the invention.
Embodiment
The invention discloses a kind of current source calibration circuit, current source calibration circuit provided by the invention is without using non-essential resistance, and has that calibrated linear degree is good, advantages of simple structure and simple, improved the precision of current source, reduced the calibration cost of current source.
Below in conjunction with the accompanying drawing in the embodiment of the present invention, the technical scheme in the embodiment of the present invention is clearly and completely described, obviously, described embodiment is only the present invention's part embodiment, instead of whole embodiment.Based on the embodiment in the present invention, those of ordinary skill in the art, not making the every other embodiment obtaining under creative work prerequisite, belong to the scope of protection of the invention.
A kind of current source calibration circuit, as shown in Figure 1, comprise the current source circuit being formed by operational amplifier amp1, triode Q1, Q2 and resistance R 1, R2, R3, R4, R5 and manage M0, M1, M2, M3, M4, M5 by triode Q10, NMOS, the calibration circuit of switch S 1, S2, S3, S4, S5 and resistance R 10, R11 composition;
Wherein, when the positive input terminal of operational amplifier amp1 accesses GND by resistance R 1, connect the collector of triode Q1, the negative input termination reference voltage V REF of operational amplifier amp1, the base stage of operational amplifier amp1 output termination triode Q1, Q2, Q10; One end of triode Q1 emitter connecting resistance R2; The other end connecting resistance R3 of resistance R 2; Another termination power vd D of resistance R 3; Triode Q2 collector meets current source module output terminal I1, one end of emitter connecting resistance R4; One end of the other end connecting resistance R5 of resistance R 4 connects the total end of switch S 1~S5 simultaneously; Another termination power vd D of resistance R 5; The source ground of NMOS pipe M0, grid and drain electrode are joined and are connect the grid of the collector of triode Q10 and NMOS pipe M1, M2, M3, M4, M5 simultaneously; Triode Q10 base stage connects the output terminal of operational amplifier amp1, one end of emitter connecting resistance R10; The other end of resistance R 10 and resistance R 11 are joined; Another termination power vd D of resistance R 11; All ground connection of source electrode of NMOS pipe M1, M2, M3, M4, M5, one end that switch S 1, S2, S3, S4, S5 are received respectively in drain electrode; The other end of switch S 1, S2, S3, S4, S5 is connected to each other and accesses the end that joins of R4 and R5.
As embodiments of the invention, as shown in Figure 2, described operational amplifier amp1 is one-level operational amplifier.Wherein, the source electrode of PMOS pipe M10 meets power vd D, and grid and drain electrode are joined, and receives the drain electrode of grid and the NMOS pipe M12 of PMOS pipe M11; The source electrode of PMOS pipe M11 meets power vd D, and drain electrode meets the output VOUT of operational amplifier amp1; The grid of NMOS pipe M12 meets the positive input terminal INP of operational amplifier amp1, and source electrode connects the NMOS pipe source electrode of M13 and one end of resistance R 10; The other end ground connection of resistance R 10; The grid of NMOS pipe M13 meets the negative input end INN of operational amplifier amp1, and drain electrode meets the output terminal VOUT of operational amplifier amp1.
As embodiments of the invention, the ratio of the breadth length ratio W/L of described NMOS pipe M1, M2, M3, M4, M5 is 1:2:4:8:16, and the breadth length ratio W/L of NMOS pipe M0 does not limit.
As embodiments of the invention, described switch S 1, S2, S3, S4, S5 are the metal-oxide-semiconductor that metal fuse or grid are subject to outside input control.
Utilize the empty short and empty disconnected principle of operational amplifier, can draw, after stablizing in working order, the positive input terminal INP of operational amplifier amp1 and negative input end INN voltage equate, be all input voltage VREF, thereby the size of current that can flow through triode Q1 collector is VREF/R1.Ideally, suppose that switch S 1~S5 disconnects completely, and resistance and triode coupling is very good, the size of current that flows through so triode Q2 and triode Q10 collector is all also VREF/R1.But because resistance in actual conditions and triode exist the situation of mismatch, the electric current that makes to flow through triode Q2 is not VREF/R1, may have up to 5% deviation (under specific manufacturing process), this is unacceptable in high performance analog circuit.So in the present invention, NMOS pipe M1, M2, M3, M4, M5 that the ratio that has adopted five breadth length ratio W/L is 1:2:4:8:16, realize the different size of current in Liao Wu road, can set the size of total calibration current by the opening and closing of switch S 1, S2, S3, S4, S5, thereby make resistance R 4 different from the voltage of the phase contact A of R5.Total calibration current is larger, and node A voltage is lower, makes the emitter voltage of triode Q2 lower, thereby it is less to cause flowing through the electric current of triode Q2 collector.Otherwise total calibration current is less, node A voltage is higher, makes the emitter voltage of triode Q2 higher, thereby it is larger to cause flowing through the electric current of triode Q2 collector.So the conducting by by-pass cock S1~S5 and closing, just can realize the adjusting of the electric current I 1 to flowing through triode Q2 collector, thereby obtain high-precision current source.
In this instructions, each embodiment adopts the mode of going forward one by one to describe, and what each embodiment stressed is and the difference of other embodiment, between each embodiment identical similar part mutually referring to.
To the above-mentioned explanation of the disclosed embodiments, make professional and technical personnel in the field can realize or use the present invention.To be apparent for those skilled in the art to the multiple amendment of these embodiment, General Principle as defined herein can, in the situation that not departing from the spirit or scope of the present invention, realize in other embodiments.Therefore, the present invention will can not be restricted to these embodiment shown in this article, but will meet the widest scope consistent with principle disclosed herein and features of novelty.

Claims (4)

1. a current source calibration circuit, it is characterized in that, comprise the current source circuit being formed by operational amplifier amp1, triode Q1, Q2 and resistance R 1, R2, R3, R4, R5 and manage M0, M1, M2, M3, M4, M5 by triode Q10, NMOS, the calibration circuit of switch S 1, S2, S3, S4, S5 and resistance R 10, R11 composition;
Wherein, when the positive input terminal of operational amplifier amp1 accesses GND by resistance R 1, connect the collector of triode Q1, the negative input termination reference voltage V REF of operational amplifier amp1, the base stage of operational amplifier amp1 output termination triode Q1, Q2, Q10; One end of triode Q1 emitter connecting resistance R2; The other end connecting resistance R3 of resistance R 2; Another termination power vd D of resistance R 3; Triode Q2 collector meets current source module output terminal I1, one end of emitter connecting resistance R4; One end of the other end connecting resistance R5 of resistance R 4 connects the total end of switch S 1 ~ S5 simultaneously; Another termination power vd D of resistance R 5; The source ground of NMOS pipe M0, grid and drain electrode are joined and are connect the grid of the collector of triode Q10 and NMOS pipe M1, M2, M3, M4, M5 simultaneously; Triode Q10 base stage connects the output terminal of operational amplifier amp1, one end of emitter connecting resistance R10; The other end of resistance R 10 and resistance R 11 are joined; Another termination power vd D of resistance R 11; All ground connection of source electrode of NMOS pipe M1, M2, M3, M4, M5, one end that switch S 1, S2, S3, S4, S5 are received respectively in drain electrode; The other end of switch S 1, S2, S3, S4, S5 is connected to each other and accesses the end that joins of R4 and R5.
2. current source calibration circuit as claimed in claim 1, is characterized in that, described operational amplifier amp1 is one-level operational amplifier; Wherein, the source electrode of PMOS pipe M10 meets power vd D, and grid and drain electrode are joined, and receives the drain electrode of grid and the NMOS pipe M12 of PMOS pipe M11; The source electrode of PMOS pipe M11 meets power vd D, and drain electrode meets the output VOUT of operational amplifier amp1; The grid of NMOS pipe M12 meets the positive input terminal INP of operational amplifier amp1, and source electrode connects the NMOS pipe source electrode of M13 and one end of resistance R 10; The other end ground connection of resistance R 10; The grid of NMOS pipe M13 meets the negative input end INN of operational amplifier amp1, and drain electrode meets the output terminal VOUT of operational amplifier amp1.
3. as claim 1 or current source calibration circuit claimed in claim 2, it is characterized in that, the ratio of the breadth length ratio W/L of described NMOS pipe M1, M2, M3, M4, M5 is 1:2:4:8:16, and the breadth length ratio W/L of NMOS pipe M0 does not limit.
4. as claim 1 or current source calibration circuit claimed in claim 2, it is characterized in that, described switch S 1, S2, S3, S4, S5 are the metal-oxide-semiconductor that metal fuse or grid are subject to outside input control.
CN201410421448.0A 2014-08-25 2014-08-25 Current source calibrating circuit Pending CN104181473A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201410421448.0A CN104181473A (en) 2014-08-25 2014-08-25 Current source calibrating circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201410421448.0A CN104181473A (en) 2014-08-25 2014-08-25 Current source calibrating circuit

Publications (1)

Publication Number Publication Date
CN104181473A true CN104181473A (en) 2014-12-03

Family

ID=51962678

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201410421448.0A Pending CN104181473A (en) 2014-08-25 2014-08-25 Current source calibrating circuit

Country Status (1)

Country Link
CN (1) CN104181473A (en)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104617953A (en) * 2015-02-05 2015-05-13 成都振芯科技股份有限公司 Calibration system and method suitable for current source array in multichannel sectional type current steering DAC (digital to analog converter)
CN106526499A (en) * 2016-11-04 2017-03-22 北京无线电计量测试研究所 Highly-stable current source examination method and system
CN107328717A (en) * 2017-07-06 2017-11-07 浙江工业大学 A kind of sensing integrated circuit monitored for blood oxygen concentration
CN108269393A (en) * 2018-02-11 2018-07-10 许少辉 The signal calibration circuit of medical remote monitoring system

Citations (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR0121957B1 (en) * 1995-02-24 1997-12-05 김광호 Auto-calibrating current source
US5717321A (en) * 1995-01-17 1998-02-10 Cirrus Logic, Inc. Drive current calibration for an analog resistive touch screen
US5870044A (en) * 1996-11-14 1999-02-09 Sgs-Thomson Microelectronics S.A. Digital analog converter with self-calibration current sources
US6507296B1 (en) * 2001-08-14 2003-01-14 Xilinx, Inc. Current source calibration circuit
DE10325769A1 (en) * 2003-06-05 2004-12-30 Zentrum Mikroelektronik Dresden Ag Calibrated current source uses laser programmable I-DAC connected to current bank input
US20050052298A1 (en) * 2003-09-09 2005-03-10 Moon Kyeong-Tae Digital-to-analog converter circuits including independently sized reference current source transistors and methods of operating same
US7076384B1 (en) * 2004-09-29 2006-07-11 Xilinx, Inc. Method and apparatus for calibrating a current-based circuit
US20070210946A1 (en) * 2006-03-08 2007-09-13 Jin-Sheng Hsieh Apparatus for error compensation of self calibrating current source
CN102164010A (en) * 2010-02-03 2011-08-24 特里奎恩特半导体公司 Automatic calibration circuit
CN102970037A (en) * 2011-09-01 2013-03-13 国民技术股份有限公司 Self-calibrating circuit of current source
CN103116379A (en) * 2013-01-28 2013-05-22 香港中国模拟技术有限公司 Self-calibration current source system
US8536899B1 (en) * 2012-03-30 2013-09-17 Intel Corporation Calibration circuit apparatus and method
CN103684457A (en) * 2013-12-13 2014-03-26 中国电子科技集团公司第五十八研究所 Method for calibrating power source array in segmented type current-steering DAC
CN103853226A (en) * 2012-11-30 2014-06-11 瑞昱半导体股份有限公司 Fixed current generating circuit and related fixed current generating method

Patent Citations (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5717321A (en) * 1995-01-17 1998-02-10 Cirrus Logic, Inc. Drive current calibration for an analog resistive touch screen
KR0121957B1 (en) * 1995-02-24 1997-12-05 김광호 Auto-calibrating current source
US5870044A (en) * 1996-11-14 1999-02-09 Sgs-Thomson Microelectronics S.A. Digital analog converter with self-calibration current sources
US6507296B1 (en) * 2001-08-14 2003-01-14 Xilinx, Inc. Current source calibration circuit
DE10325769A1 (en) * 2003-06-05 2004-12-30 Zentrum Mikroelektronik Dresden Ag Calibrated current source uses laser programmable I-DAC connected to current bank input
US20050052298A1 (en) * 2003-09-09 2005-03-10 Moon Kyeong-Tae Digital-to-analog converter circuits including independently sized reference current source transistors and methods of operating same
US7076384B1 (en) * 2004-09-29 2006-07-11 Xilinx, Inc. Method and apparatus for calibrating a current-based circuit
US20070210946A1 (en) * 2006-03-08 2007-09-13 Jin-Sheng Hsieh Apparatus for error compensation of self calibrating current source
CN102164010A (en) * 2010-02-03 2011-08-24 特里奎恩特半导体公司 Automatic calibration circuit
CN102970037A (en) * 2011-09-01 2013-03-13 国民技术股份有限公司 Self-calibrating circuit of current source
US8536899B1 (en) * 2012-03-30 2013-09-17 Intel Corporation Calibration circuit apparatus and method
CN103853226A (en) * 2012-11-30 2014-06-11 瑞昱半导体股份有限公司 Fixed current generating circuit and related fixed current generating method
CN103116379A (en) * 2013-01-28 2013-05-22 香港中国模拟技术有限公司 Self-calibration current source system
CN103684457A (en) * 2013-12-13 2014-03-26 中国电子科技集团公司第五十八研究所 Method for calibrating power source array in segmented type current-steering DAC

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104617953A (en) * 2015-02-05 2015-05-13 成都振芯科技股份有限公司 Calibration system and method suitable for current source array in multichannel sectional type current steering DAC (digital to analog converter)
CN104617953B (en) * 2015-02-05 2017-07-14 成都振芯科技股份有限公司 The calibration system and method for current source array a kind of current steering digital-to-analog converter suitable for multi-channel sectional-type
CN106526499A (en) * 2016-11-04 2017-03-22 北京无线电计量测试研究所 Highly-stable current source examination method and system
CN106526499B (en) * 2016-11-04 2020-04-21 北京无线电计量测试研究所 High-stability current source assessment method and system
CN107328717A (en) * 2017-07-06 2017-11-07 浙江工业大学 A kind of sensing integrated circuit monitored for blood oxygen concentration
CN108269393A (en) * 2018-02-11 2018-07-10 许少辉 The signal calibration circuit of medical remote monitoring system

Similar Documents

Publication Publication Date Title
US7170330B2 (en) Hysteresis comparator circuit
CN102662425B (en) Digital correction band gap-based reference circuit
CN201191822Y (en) Differential reference voltage source circuit suitable for A/D converter
CN104571242A (en) Voltage regulator
CN106873704B (en) Reference voltage source and its positive temperature coefficient voltage generation circuit
CN104181473A (en) Current source calibrating circuit
CN104679092B (en) The excess temperature delay protection circuit of wide power voltage
CN101660928A (en) Two-terminal semiconductor sensor device
CN104375551A (en) Band gap voltage generation circuit
CN102520757A (en) Sink current and source current generating circuit
CN102624369B (en) POR (Power-on Reset) circuit with variable reset point on basis of band gap reference source
CN202404471U (en) Band-gap reference source
CN106774572B (en) Miller-compensated circuit and electronic circuit
CN114598323A (en) Clock duty ratio calibration circuit
CN104808737A (en) Negative voltage reference circuit
CN204667243U (en) A kind of voltage-regulating circuit
CN106959718A (en) Adjuster
CN104184474A (en) DAC circuit with resistance compensation
CN103888093A (en) Common-mode level reset circuit for differential signals
CN110083193A (en) Bandgap Reference Voltage Generation Circuit
CN101964648B (en) High-threshold value voltage comparison circuit consisting of high-precision low-voltage comparator
CN103458586A (en) Transconductance amplifier and LED constant current drive circuit
CN103916115B (en) Transmission gate circuit
CN210983126U (en) Voltage reference source circuit based on switched capacitor
CN102931833A (en) Circuit for converting high voltage into low voltage in analogue circuit

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
WD01 Invention patent application deemed withdrawn after publication
WD01 Invention patent application deemed withdrawn after publication

Application publication date: 20141203