CN104009076B - 一种AlGaN/GaN异质结场效应晶体管 - Google Patents

一种AlGaN/GaN异质结场效应晶体管 Download PDF

Info

Publication number
CN104009076B
CN104009076B CN201410234520.9A CN201410234520A CN104009076B CN 104009076 B CN104009076 B CN 104009076B CN 201410234520 A CN201410234520 A CN 201410234520A CN 104009076 B CN104009076 B CN 104009076B
Authority
CN
China
Prior art keywords
algan
gan
layer
charge
grid
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201410234520.9A
Other languages
English (en)
Other versions
CN104009076A (zh
Inventor
段宝兴
袁嵩
杨银堂
郭海君
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Xidian University
Original Assignee
Xidian University
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Xidian University filed Critical Xidian University
Priority to CN201410234520.9A priority Critical patent/CN104009076B/zh
Publication of CN104009076A publication Critical patent/CN104009076A/zh
Application granted granted Critical
Publication of CN104009076B publication Critical patent/CN104009076B/zh
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/778Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface
    • H01L29/7786Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface with direct single heterostructure, i.e. with wide bandgap layer formed on top of active layer, e.g. direct single heterostructure MIS-like HEMT
    • H01L29/7787Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface with direct single heterostructure, i.e. with wide bandgap layer formed on top of active layer, e.g. direct single heterostructure MIS-like HEMT with wide bandgap charge-carrier supplying layer, e.g. direct single heterostructure MODFET
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/0603Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
    • H01L29/0607Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration
    • H01L29/0611Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices
    • H01L29/0615Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices by the doping profile or the shape or the arrangement of the PN junction, or with supplementary regions, e.g. junction termination extension [JTE]
    • H01L29/0619Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices by the doping profile or the shape or the arrangement of the PN junction, or with supplementary regions, e.g. junction termination extension [JTE] with a supplementary region doped oppositely to or in rectifying contact with the semiconductor containing or contacting region, e.g. guard rings with PN or Schottky junction
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/0603Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
    • H01L29/0607Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration
    • H01L29/0638Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for preventing surface leakage due to surface inversion layer, e.g. with channel stopper

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Ceramic Engineering (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Junction Field-Effect Transistors (AREA)

Abstract

本发明公开了一种具有钝化层电荷补偿的新AlGaN/GaN高电子迁移率晶体管。这种新的晶体结构是在晶体管栅极和漏极之间的表面钝化层中注入电荷形成电荷补偿层,这些电荷存在于晶体管表面,在不影响AlGaN/GaN异质结极化效应的同时能通过电场调制效应使表面电场重新分布,产生新的电场峰,从而使得栅边缘以及漏端高电场降低,表面电场趋于均匀,击穿电压和器件可靠性相比于传统结构也就有了明显的提高与改善。另外利用电荷补偿层的电荷补偿作用,使沟道载流子浓度重新分布,可以使器件导通电阻减小,输出电流增大。

Description

一种AlGaN/GaN异质结场效应晶体管
技术领域
本发明涉及半导体器件技术领域,特别是涉及一种AlGaN/GaN异质结场效应晶体管。
背景技术
由于Si与GaAs为代表的前两代半导体材料的局限性,第三代宽禁带半导体材料因为其优异的性能得到了飞速发展。GaN材料作为第三代半导体材料的核心之一,相比Si,GaAs和碳化硅(SiC)特殊之处在于其所具有极化效应。利用这种特殊性能人们研制了AlGaN/GaN高电子迁移率晶体管,AlGaN/GaNHEMTs是以AlGaN/GaN异质结材料为基础而制造的GaN基微电子器件。AlGaN/GaN异质结通过自发极化和压电极化效应在异质结界面处形成高密度二维电子气(two dimensional electron gas,2DEG),这种二维电子气具有很高的迁移率,从而使AlGaN/GaN HEMTs具有很低的导通电阻。与传统的场效应晶体管(FET)器件相比,AlGaN/GaN HEMTs具有高跨导、高饱和电流以及高截止频率等优良特性。而且,实验证明,GaN基HEMTs在1000K的高温下仍然保持着良好的直流特性,从而为高温环境应用的系统提供了可靠高效的电子器件。
然而在AlGaN/GaN高电子迁移率晶体管的栅边缘往往存在着高峰电场,其会给器件带来以下不利影响:1、会引起电子-空穴对离化,当达到雪崩条件时器件泄漏电流超过设定范围,从而使器件在栅电极边缘击穿。2、即使没有达到GaN材料的击穿电场,高电场效应仍然会使栅电极电子场致发射遂穿进表面钝化层,这些隧穿的电子会中和AlGaN极化层的表面正电荷,而这些表面正电荷的浓度直接关系到异质结界面处2DEG的浓度大小,部分表面正电荷被中和会降低用于补偿的高密度2DEG浓度,从而使AlGaN/GaN HEMTs输出电流出现明显的减小,这就是电流崩塌效应。3、使电子-空穴对的离化几率增加,电离后的空穴在纵向电场作用下进入沟道中和2DEG也会使2DEG浓度减小进一步使得输出电流减小;而且电离后的电子进入AlGaN极化层会给器件阈值电压带来不利影响,使得器件可靠性降低。
因此,降低AlGaN/GaN HEMTs器件栅边缘高峰电场是一种优化其性能、提高其可靠性的重要手段。
发明内容
为了解决现有技术中由于在AlGaN/GaN高电子迁移率晶体管的栅边缘存在高峰电场而引起的器件发生击穿、泄漏电流超过预定范围、发生电流崩塌效应,器件阈值电压和输出电流减小,器件可靠性降低等一系列问题,本发明提供一种新型的AlGaN/GaN异质结场效应晶体管。
解决方案如下:
一种AlGaN/GaN异质结场效应晶体管,包括:
半绝缘衬底;
位于所述半绝缘衬底上外延生长的GaN缓冲层;
位于所述GaN缓冲层上异质外延生长的AlGaN层;
分列于所述AlGaN层上的源极、栅极以及漏极;
位于所述AlGaN层上栅极与漏极之间生长的表面钝化层,
其特殊之处在于:
所述表面钝化层内具有调制沟道载流子浓度的电荷补偿层。
基于上述解决方案,本发明还进一步作如下优化限定和改进:
上述电荷补偿层是通过在表面钝化层注入正电荷和负电荷形成的。
正负离子对沟道载流子浓度调制的结果相反,想达到不同的效果,可以灵活选择注入位置、类型与浓度。
上述栅极通过肖特基接触与所述AlGaN层相连。
上述源极和所述漏极均通过欧姆接触与所述AlGaN层相连。
上述半绝缘衬底为能够与所述GaN缓冲层异质外延的半绝缘材料。
上述半绝缘材料为硅、蓝宝石或碳化硅。
上述外延生长的GaN缓冲层具有n型电阻特性或半绝缘特性。
本发明的上述技术方案的有益效果如下:
在晶体管栅极和漏极之间的表面钝化层或者中注入电荷形成电荷补偿层,这些电荷存在于晶体管表面,在不影响AlGaN/GaN异质结极化效应的同时能通过电场调制效应使表面电场重新分布,产生新的电场峰,从而使得栅边缘以及漏端高电场降低,表面电场趋于均匀。
而且电场调制效应会随着电荷补偿层电荷密度的增加而增强,使得新电场峰值提高,栅边缘高峰电场下降量增加;使得器件击穿时泄漏电流不会超过预定范围、避免发生电流崩塌效应。
而且由于表面电场更加均匀,使得器件在达到GaN材料临界击穿电场时所需要施加的漏端电压更大,击穿电压和器件可靠性相比于传统结构也就有了明显的提高与改善。
而且利用电荷补偿效应,可以在沟道感应出更高浓度的载流子,使器件较传统结构的沟道电阻减小,输出电流增加。
附图说明
图1为本发明具有钝化层电荷补偿的新型AlGaN/GaN高电子迁移率晶体管的示意图。
具体实施方式
为使本发明要解决的技术问题、技术方案和优点更加清楚,下面结合附图及具体实施例进行详细描述。
本发明针对现有的AlGaN/GaN高电子迁移率晶体管的栅边缘存在高峰电场问题,提供一种具有钝化层电荷补偿的新型AlGaN/GaN高电子迁移率晶体管。
其结构如图1所示,主要包括:半绝缘衬底0;位于半绝缘衬底上外延生长的缓冲层1;位于缓冲层1表面外延生长的GaN缓冲层2;位于GaN缓冲上异质外延生长的AlGaN层3;位于所述AlGaN层上的栅极4、漏极5以及源极6;位于栅漏之间的钝化层7,其中钝化层中含有电荷补偿层,其中正负电荷个数示意图代表其电荷浓度大小。
电荷补偿层电荷通过电场调制效应使得AlGaN/GaN沟道载流子浓度发生变化,表面电场重新分布,产生新的电场峰。从而使得栅边缘以及漏端高电场降低,表面电场分布趋于均匀。而且电场调制效应会随着电荷补偿层电荷密度的增加而增强,使得新电场峰值提高,栅边缘高峰电场下降量增加;使得器件击穿时泄漏电流不会超过预定范围、避免发生电流崩塌效应;而且由于表面电场更加均匀,使得器件在达到GaN材料临界击穿电场时所需要施加的漏端电压更大,击穿电压和器件可靠性相比于传统结构也就有了明显的提高与改善;而且利用电荷补偿效应,可以在沟道感应出更高浓度的载流子,使器件较传统结构的沟道电阻减小,输出电流增加。
其具体实施方式以CF4,SiH4为例:在完成普通带钝化层AlGaN/GaN高电子迁移率晶体管的钝化工艺后,在靠近栅极一侧的钝化层利用固定流量的CF4(或者其他可提供负离子的材料)在一定的气压和温度下进行离子注入,而在靠近漏极一侧的钝化层利用固定流量的SiH4(或者其它可提供正离子的材料)在一定气压和温度下进行离子注入。离子浓度与离子注入时间成正比,根据所需浓度调整离子注入时间。
这里,注入的正负电荷的浓度没有相关性,只与该电荷注入处所对应的沟道的具体要求有关,在需要减小沟道载流子浓度的地方此处所对应表面就注入负电荷,注入的负电荷浓度越大,减小的幅度越大,同理对于正电荷也是如此,具体沟道载流子浓度的大小,主要是根据所着重需要遏制的不利影响来确定,比如:
若需要一个LDD的浓度分布以提高击穿电压遏制热载流子注入效应,则可以在由栅到漏依次注入高浓度负电荷,在递减至无电荷注入,在递增至高浓度正离子。
若需要克制虚栅,则可以在栅边缘注入一定浓度的正电荷。
若需要大输出电流,可以由栅到均漏注入一定浓度正电荷,等等。
为获得“具有调制沟道载流子浓度的电荷补偿层”,并不限于上述实施例采用的钝化层电荷注入工艺和离子源,也可以采用其他方式实现,最终应能达到相同的技术效果。
正负电荷的离子源选取方式有很多,CF4、SiH4、SiF4、CH3F,H2等能够提供F离子H离子或者其他正负离子的源材料都可以应用于此方案。
以上所述的是本发明的优选实施方式,对于本技术领域的普通人员来说,基于本发明的原理,还可以进行若干改进和完善,这些改进和完善的产物也应视为本发明的保护范围。

Claims (6)

1.一种AlGaN/GaN异质结场效应晶体管,包括:
半绝缘衬底;
位于所述半绝缘衬底上外延生长的GaN缓冲层;
位于所述GaN缓冲层上异质外延生长的AlGaN层;
分列于所述AlGaN层上的源极、栅极以及漏极;
位于所述AlGaN层上栅极与漏极之间生长的表面钝化层,
其特征在于:
所述表面钝化层内具有调制沟道载流子浓度的电荷补偿层;所述电荷补偿层是通过在表面钝化层注入正电荷和负电荷形成的,具体是:由栅到漏依次注入高浓度负电荷,再递减至无电荷注入,再递增至高浓度正离子;或者在栅边缘注入正电荷;或者由栅到漏均注入正电荷。
2.如权利要求1所述的AlGaN/GaN异质结场效应晶体管,其特征在于,所述栅极通过肖特基接触与所述AlGaN层相连。
3.如权利要求1所述的AlGaN/GaN异质结场效应晶体管,其特征在于,所述源极和所述漏极均通过欧姆接触与所述AlGaN层相连。
4.如权利要求1所述的AlGaN/GaN异质结场效应晶体管,其特征在于,所述半绝缘衬底为能够与所述GaN缓冲层异质外延的半绝缘材料。
5.如权利要求4所述的AlGaN/GaN异质结场效应晶体管,其特征在于,所述半绝缘材料为硅或碳化硅;或者,所述半绝缘材料替换为蓝宝石。
6.如权利要求1所述的AlGaN/GaN异质结场效应晶体管,其特征在于,所述外延生长的GaN缓冲层具有n型电阻特性或半绝缘特性。
CN201410234520.9A 2014-05-29 2014-05-29 一种AlGaN/GaN异质结场效应晶体管 Active CN104009076B (zh)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201410234520.9A CN104009076B (zh) 2014-05-29 2014-05-29 一种AlGaN/GaN异质结场效应晶体管

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201410234520.9A CN104009076B (zh) 2014-05-29 2014-05-29 一种AlGaN/GaN异质结场效应晶体管

Publications (2)

Publication Number Publication Date
CN104009076A CN104009076A (zh) 2014-08-27
CN104009076B true CN104009076B (zh) 2017-04-12

Family

ID=51369662

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201410234520.9A Active CN104009076B (zh) 2014-05-29 2014-05-29 一种AlGaN/GaN异质结场效应晶体管

Country Status (1)

Country Link
CN (1) CN104009076B (zh)

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104282735A (zh) * 2014-09-17 2015-01-14 电子科技大学 一种具有负离子注入钝化层的场效应晶体管
CN104393040A (zh) * 2014-10-29 2015-03-04 电子科技大学 一种具有荷电介质的hemt器件
JP6023825B2 (ja) * 2015-01-14 2016-11-09 株式会社豊田中央研究所 半導体装置
CN104916676B (zh) * 2015-05-21 2017-10-17 西南交通大学 一种具有电荷补偿层的高压器件
US10096702B2 (en) * 2016-06-01 2018-10-09 Efficient Power Conversion Corporation Multi-step surface passivation structures and methods for fabricating same
DE102016215438A1 (de) * 2016-08-18 2018-02-22 Robert Bosch Gmbh HEMT und Verfahren zur Einstellung einer Elektronenkonzentration eines HEMTs
CN112864243B (zh) * 2021-01-12 2022-06-24 电子科技大学 一种具有钝化层渐变氟离子终端的GaN HMET器件
CN113707709B (zh) * 2021-07-26 2023-03-14 西安电子科技大学 具有积累层外延栅极MIS结构AlGaN/GaN高电子迁移率晶体管及其制作方法
CN113809155A (zh) * 2021-08-25 2021-12-17 西安电子科技大学 一种带有终端结构的GaN基射频器件及其制作方法
CN114373803B (zh) * 2022-01-07 2022-09-23 恒泰柯半导体(上海)有限公司 一种半导体元件及其制备方法

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2010014283A1 (en) * 2008-07-30 2010-02-04 Max Power Semiconductor Inc. Lateral devices containing permanent charge
WO2010151855A2 (en) * 2009-06-26 2010-12-29 Cornell University Iii-v semiconductor structures including aluminum-silicon nitride passivation
WO2013147710A1 (en) * 2012-03-29 2013-10-03 Agency For Science, Technology And Research Iii-nitride high electron mobility transistor structures and methods for fabrication of same
JP2014003222A (ja) * 2012-06-20 2014-01-09 Toshiba Corp 電界効果トランジスタ

Also Published As

Publication number Publication date
CN104009076A (zh) 2014-08-27

Similar Documents

Publication Publication Date Title
CN104009076B (zh) 一种AlGaN/GaN异质结场效应晶体管
CN104201202B (zh) 一种具有复合势垒层的氮化镓基异质结场效应管
US20150255547A1 (en) III-Nitride High Electron Mobility Transistor Structures and Methods for Fabrication of Same
CN106783962A (zh) 一种p‑GaN增强型AlGaN/GaN高电子迁移率晶体管
CN110392929A (zh) 氮化镓晶体管
CN102820325B (zh) 一种具有背电极结构的氮化镓基异质结场效应晶体管
CN106783960A (zh) 一种阶梯p‑GaN增强型AlGaN/GaN异质结场效应晶体管
CN106783961A (zh) 一种具有部分P型GaN帽层的AlGaN/GaN异质结场效应晶体管
US20180145163A1 (en) Semiconductor Device having High Linearity-Transconductance
WO2008121980A1 (en) N-face high electron mobility transistors with low buffer leakage and low parasitic resistance
RU154437U1 (ru) Гетероструктурный полевой транзистор на основе нитрида галлия с улучшенной стабилизацией вольт-амперной характеристики
CN103123934B (zh) 具势垒层的氮化镓基高电子迁移率晶体管结构及制作方法
CN104167445B (zh) 具有埋栅结构的氮化镓基增强耗尽型异质结场效应晶体管
CN104269433B (zh) 具有复合沟道层的氮化镓基增强型异质结场效应晶体管
CN102931230B (zh) 铝镓氮做高阻层的双异质结氮化镓基hemt及制作方法
CN106298911A (zh) 一种双结型栅氮化镓异质结场效应管
CN104409496B (zh) 一种具有局部背势垒的氮化镓基功率异质结场效应晶体管
Mahaboob et al. Dynamic control of AlGaN/GaN HEMT characteristics by implementation of a p-GaN body-diode-based back-gate
CN103579326A (zh) 一种具有纵向复合缓冲层的氮化镓基高电子迁移率晶体管
CN106783963A (zh) 一种具有部分本征GaN帽层的AlGaN/GaN异质结场效应晶体管
CN104241351B (zh) 具有体内复合场板结构的氮化镓基异质结场效应管
Hamady et al. P-doped region below the AlGaN/GaN interface for normally-off HEMT
CN104167444A (zh) 一种具有局部帽层的氮化镓基异质结场效应晶体管
Bai et al. A novel trench-gated vertical GaN transistor with dual-current-aperture by electric-field engineering for high breakdown voltage
CN113363319B (zh) 一种常关型氧化镓基mis-hfet器件

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant