CN104009015A - 用于半导体封装的银合金焊接导线 - Google Patents

用于半导体封装的银合金焊接导线 Download PDF

Info

Publication number
CN104009015A
CN104009015A CN201410041997.5A CN201410041997A CN104009015A CN 104009015 A CN104009015 A CN 104009015A CN 201410041997 A CN201410041997 A CN 201410041997A CN 104009015 A CN104009015 A CN 104009015A
Authority
CN
China
Prior art keywords
additive
silver alloy
silver
palladium
wire
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN201410041997.5A
Other languages
English (en)
Other versions
CN104009015B (zh
Inventor
黄威智
彭政展
洪子翔
郑惠文
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Solar Applied Material Technology Corp
Original Assignee
Solar Applied Material Technology Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Solar Applied Material Technology Corp filed Critical Solar Applied Material Technology Corp
Publication of CN104009015A publication Critical patent/CN104009015A/zh
Application granted granted Critical
Publication of CN104009015B publication Critical patent/CN104009015B/zh
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/43Manufacturing methods
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/05599Material
    • H01L2224/056Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05617Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
    • H01L2224/05624Aluminium [Al] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/43Manufacturing methods
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/43Manufacturing methods
    • H01L2224/438Post-treatment of the connector
    • H01L2224/43848Thermal treatments, e.g. annealing, controlled cooling
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/45099Material
    • H01L2224/451Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45139Silver (Ag) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02Bonding areas ; Manufacturing methods related thereto
    • H01L24/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area

Landscapes

  • Engineering & Computer Science (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Wire Bonding (AREA)
  • Connections Effected By Soldering, Adhesion, Or Permanent Deformation (AREA)
  • Arc Welding In General (AREA)

Abstract

一种用于半导体封装的银合金焊接导线,包含一银合金组份,包括银、钯、一第一添加剂,及一第二添加剂,基于该银合金组份的重量百分比为100wt%计,钯的重量百分比大于0且小于2wt%,该第一添加剂的重量百分比不小于0.001wt%,且不大于2wt%,该第二添加剂的重量百分比不小于0.001wt%,且不大于2wt%,该第一添加剂选自铟、镓、锡、磷,及其中一组合,该第二添加剂选自铂、金、钇,及其中一组合。本发明的银合金焊接导线不需高浓度的钯含量,仍在焊合于一铝垫片后具备优良的可靠度。

Description

用于半导体封装的银合金焊接导线
技术领域
本发明涉及一种焊接导线,特别是涉及一种用于半导体封装的银合金焊接导线。 
背景技术
引线键合(wire bonding)工艺(又称焊接导线工艺)是半导体封装工艺技术领域中重要的一环,其主要是利用引线键合的方式,使得一焊接导线焊合于一半导体芯片的一金属垫片(pad)表面,特别是一铝垫片表面。 
然而,当该焊接导线是以银为主体的银合金焊接导线时,焊合于该半导体芯片的铝垫片表面的焊接导线与铝间的界面处易形成一层铝银介金属化合物(Ag2Al)而该铝银介金属化合物在潮湿且含水气的环境易使焊接导线的银发生伽凡尼腐蚀(Galvanic corrosion),导致该焊接导线形成于铝垫片后的封装成品的可靠度降低。 
针对此问题,中国台湾第201233817号专利公开案所揭示的内容主要利用整体焊接导线中含有高浓度的钯,配合添加钙、镧、铕,或铍等元素强化银合金焊接导线的可靠性,其原理在于高浓度的钯在焊接于该铝垫片上时,将形成钯浓化层,可抑制银与氧化铝受腐蚀的程度。然而,该银合金焊接导线中仍需含有4%以上的金,及至少2%以上的高浓度的钯,才能在焊接于铝垫片上时能通过基本的可靠性测量项目;该专利公开案也揭示,钯的含量低于2wt%时,便无法抑制铝银介金属化合物的生成而使得可靠度低,且金与钯本身为贵重且价格高昂的金属,所以该专利公开案所揭示的银合金焊接导线的成本非常高。 
发明内容
因此,发明人潜心研究低钯含量及低金含量的银合金焊接导线。 
本发明的目的在于提供一种低钯含量的用于半导体封装的银合金焊接导线。 
本发明用于半导体封装的银合金焊接导线,包含银合金组份,该银合金组份包括银、钯、一第一添加剂,及一第二添加剂,基于该银合金组份的重量百分比为100wt%计,钯的重量百分比大于0且小于2%,该第一添加剂的重量百分比不小于0.001wt%,且不大于2wt%,该第二添加剂的重量百分比不小于0.001wt%,且不大于2wt%,该第一添加剂选自铟、镓、锡、磷,及其中一组合,该第二添加剂选自铂、金、钇,及其中一组合。 
本发明的用于半导体封装的银合金焊接导线,钯的重量百分比不大于1.5wt%。 
本发明的用于半导体封装的银合金焊接导线,该第一添加剂选自镓、铟,及其组合。 
本发明的用于半导体封装的银合金焊接导线,该第二添加剂选自铂、金、及其组合。 
本发明的用于半导体封装的银合金焊接导线,该第一添加剂为镓及铟,该第二添加剂为金。 
本发明的有益效果在于:银合金焊接导线整体的钯浓度小于2wt%,仍可通过银、钯、该第一添加剂,及该第二添加剂间的配合,除了降低银原子接近铝垫片的机会,并进一步增加焊合于该铝垫片后邻近该铝垫片的区域的钯浓度,进而有效阻挡易发生腐蚀的铝银介金属化合物的生成机率,并使银合金焊接导线焊合于该铝垫片时仍具有高可靠度。 
具体实施方式
有关本发明的前述及其他技术内容、特点与功效,在以下一个较佳实施例的详细说明中,将可清楚的呈现。 
本发明用于半导体封装的银合金焊接导线主要是电连接半导体芯片的一铝垫片及一印刷电路板的导电线路的一铝垫片,本发明银合金焊接导线是通过焊接的方式焊合于该铝垫片表面。 
本发明用于半导体封装的银合金焊接导线的较佳实施例包含一银合金组份,包括银、钯、一第一添加剂,及一第二添加剂,基于该银合金组份的重量百分比为100wt%计,钯的重量百分比大于0且小于2wt%,该第一添加剂的重量百分比不小于0.001wt%,且不大于2wt%,该第二添加剂的重量百分比不小于0.001wt%,且不大于2wt%。 
该第一添加剂选自铟、镓、锡、磷,及其中一组合,该第一添加剂所具备的特性在于其与银原子间的混合热为负值,则该第一添加剂与银原子的键结力高于铝原子与银原子间的键结力,使得该第一添加剂倾向与银原子结合,并减少银接近该铝垫片的机率,进而降低银合金焊接导线的银原子与该铝垫片的铝原子在两者间的界面处结合而形成易产生腐蚀效应的铝银介金属化合物的可能性;此外,当铝银介金属化合物被抑制时,接合界面因柯肯达尔效应(Kirkendall effect)所产生的不必要的孔洞也相对减少。 
该第二添加剂选自铂、金、钇,及其中一组合,该第二添加剂,与银原子间的固溶度高,易形成固溶强化,使得银合金焊接导线接近铝垫片的区域产生较多移离第二添加剂后所形成的空缺(vacancy),该空缺便能接受钯原子,进而使得该银合金焊接导线邻近该铝垫片的区域的钯原子浓度高于该银合金焊接导线远离该铝垫片的区域,进而降低铝银介金属化合物与焊接导线的银发生伽 凡尼腐蚀的机率。再者,该第二添加剂还具备辅助银抗氧化的特性。 
该较佳实施例通过该第一添加剂与该第二添加剂的配合,在降低生成易发生柯肯达尔孔洞(Kirkendall void)的铝银介金属化合物量的同时,也提升该较佳实施例银合金焊接导线中邻近该铝垫片的区域的钯原子浓度,进而避免在银合金焊接导线与该铝垫片间的铝银介金属化合物造成伽凡尼腐蚀。 
本发明的功效在于,就算本发明银合金焊接导线整体的钯浓度小于2wt%,仍可通过银、钯、该第一添加剂,及该第二添加剂间的配合,先抑制铝银介金属化合物的生成量,并进一步地利用邻近该铝垫片的银合金焊接导线的高钯浓度的区域,防止铝银化合物受腐蚀,进而使得本发明银合金焊接导线焊合于该铝垫片时仍具有高可靠度。 
较佳地,该第一添加剂选自镓、铟,及其组合,且该第二添加剂选自铂、金,及其组合。 
需说明的是,在该较佳实施例中,除了该银合金组份的钯、该第一添加剂,及该第二添加剂外,其余含量为银,且不以仅含有银为限。若需增进该银合金焊接导线的其他种类的物性,例如导电率或拉伸强度,也可视情况添加预定比例的合适的元素。 
又,还需说明的是,目前的金属原料主要是经提炼制得,所以就算是纯银,以现今的提炼技术,仍然难以避免地含有微量无法分离的微量杂质,所以此处所称的银的纯度99.99%以上,并忽略其中的微量杂质;此外,钯、该第一添加剂,及该第二添加剂的纯度也是99.99%以上。 
<具体例及其测试结果> 
下表1为本发明用于半导体封装的银合金焊接导线的具体例1~11及比较例1~5的成分比例,及具体例与比较例所进行关于可靠度的测试结果。其中,可靠度的测试项目包含共有温度循环测试(temperature cycle test,简称TC),及 高加速温湿应力测试(highly accelerated temperature and humidity stress test,简称HAST)。 
具体例及比较例的制作方法主要是先以纯度大于99.99%的银、钯,及第一添加剂、第二添加剂为原料。 
首先,先准备表1所列出的各原料的重量百分比例;接着,经连续铸造工艺而成径宽为8~10mm的银合金母线;继续,再对该银合金母线施以连续且数次的粗拉线工艺及中拉线工艺,该银合金母线的径面积较拉线工艺前的银合金母线的径面积缩小97%。 
由于该银合金母线在受到不间断的拉扯,并被施予铸造工艺及拉线工艺等大量加工工艺后,该银合金母线也形成许多因内部累积大量的应力所造成的位错(dislocation),使得该银合金母线硬化,而难以继续进行后续所必须的细拉线工艺。 
所以为了消除位错,在细接线工艺前,先对该银合金母线进行温度为550℃的退火热处理。 
继续,对该银合金母线依序施予连续的细拉线工艺及超细拉线工艺后,再进行再次消除应力产生的位错的热退火处理,此次热退火处理的温度为600℃。完成上述步骤后,便制得本发明银合金焊接导线。 
以下说明具体例与比较例关于可靠度的测试方法。 
[温度循环的测试方法] 
首先,在以惰性气体为主的保护性气体环境中进行具体例与一铝垫片间的焊接工艺,共焊合完成50条焊接导线。 
接着,将完成接合后的焊接导线放置于温控炉(或又称高温炉)中,并对所述焊接导线连续进行100次升降温循环步骤,每一个升降温循环步骤是先以每分钟15℃的升温速率将所述焊接导线升温至150℃,而后,再以每分钟15℃的 降温速率对所述焊接导线进行降温,直到所述焊接导线降温至-55℃。 
然后,对所述完成100次升降温循环步骤的焊接导线进行推球测验。利用厂牌为DAGE,型号为dage4000的推球试验机进行测验,其推球试验机的推刀荷重为250g,当对该焊接导线进行推球测验所得到的推球值小于20g时,则判定失效。 
在测验50条焊接导线后,以“◎”表示0条焊接导线失效;以“○”表示1条焊接导线失效;以“△”表示2~3条焊接导线失效;以“×”表示不小于4条焊接导线失效;其中,失效条数愈多,则可靠度愈低;0条焊接导线失效表示可靠度极佳;1条焊接导线失效表示可靠度较佳;2~3条焊接导线失效表示可靠度为普通程度;不小于4条焊接导线失效表示可靠度极差。 
[高加速温湿应力的测试方法] 
首先,在以惰性气体为主的保护性气体环境中进行具体例与一铝垫片间的焊接工艺,共焊合完成50条焊接导线。 
接着,将完成接合后的焊接导线放置于温控炉(或又称高温炉)中,维持温度为120℃,相对湿度为100%,共放置168小时。 
然后,对所述受到高温及高湿的焊接导线进行一推球测验。该推球测验及判定方法类似于[温度循环的测试方法]中的推球测验。 
表1 
由表1的具体例1~11可以了解,当钯大于0且小于2wt%,该第一添加剂不小于0.001wt%且不大于2wt%,且该第二添加剂不小于0.001wt%且不大于2wt%时,特别是当钯不小于0.001wt%且不大于1.5wt%,该第一添加剂不小于 0.5wt%且不大于1wt%时,该第二添加剂不小于0.001wt%且不大于2wt%时,关于可靠度的温度循环测试及高加速温湿应力测试至少为普通程度而适于焊接在该铝垫片上,并可达到极佳的程度。 
更佳地,请参阅具体例8,当该第一添加剂为镓及铟,该第二添加剂为金时,更可供该温度循环测试及该高加速温湿应力测试的结果皆达到极佳的程度。 
再者,在该具体例1~11中,已提出该第一添加剂选自镓、铟,及其组合,配合该第二添加剂选自铂、金,及其组合,确实供本发明低钯含量的银合金导线适于焊合在该铝垫片表上;其中,在此所称的低钯含量是钯的重量百分比小于2wt%,更佳地为不大于1.5wt%。 
由比较例1~2可以了解,当不含钯,或钯的重量百分比不小于2wt%时,就算含有该第一添加剂及该第二添加剂,高加速温湿应力测试结果仍为极差,表示可靠度差而不适合作为焊接导线;由比较例3可以了解,当该第一添加剂及该第二添加剂的重量百分比小于0.001wt%时,甚或是不含该第一添加剂,及不含该第二添加剂时,关于可靠度的温度循环测试及高加速温湿应力测试的结果是极差的程度,此也表示,当钯的重量百分比小于2wt%时,该银合金焊接导线的银合金组份中必须含有特定比例的该第一添加剂及该第二添加剂,否则不适于作为银合金焊接导线;由比较例4可以了解,当该银合金焊接导线并非同时含有该第一添加剂及该第二添加剂,或该添加剂大于2wt%时,就算钯的重量百分比小于2wt%,仍然无法通过可靠度的测试;由比较例5可以了解,当该第一添加剂及该第二添加剂大于2wt%,及钯不小于2wt%时,关于可靠度的温度循环测试或高加速温湿应力测试的结果是倾向极差的程度,无法通过作为焊接导线时的可靠度测试。 
除了上述温度循环测试及高加速温湿应力的测试外,可靠度也可以通过电 子显微镜(SEM)观察长时间摆放于高温高湿环境中已焊接于该铝垫片的银合金焊接导线的界面,当界面处孔隙愈少,表示可靠度较佳。 
综上所述,本发明银合金焊接导线整体的钯浓度小于2wt%,仍可通过银、钯、该第一添加剂,及该第二添加剂间的配合,除了降低银原子接近铝垫片的机会,并进一步增加焊合于该铝垫片后邻近该铝垫片的区域的钯浓度,进而有效阻挡易发生腐蚀的铝银介金属化合物的生成机率,并使得本发明银合金焊接导线焊合于该铝垫片时仍具有高可靠度,所以确实能达成本发明的目的。 
以上仅就本发明的具体构造实施例加予说明,在无违本发明的构造与精神下,凡精于本技术领域的人士,尚可做种种的变化与修饰,诸此变化与修饰尚视为涵盖在本案下列申请专利范围内。 

Claims (5)

1.一种用于半导体封装的银合金焊接导线,其特征在于:该银合金焊接导线包含一银合金组份,该银合金组份包括银、钯、一第一添加剂,及一第二添加剂,基于该银合金组份的重量百分比为100wt%计,钯的重量百分比大于0且小于2wt%,该第一添加剂的重量百分比不小于0.001wt%,且不大于2wt%,该第二添加剂的重量百分比不小于0.001wt%,且不大于2wt%,该第一添加剂选自铟、镓、锡、磷,及其中一组合,该第二添加剂选自铂、金、钇,及其中一组合。
2.根据权利要求1所述用于半导体封装的银合金焊接导线,其特征在于:钯的重量百分比不大于1.5wt%。
3.根据权利要求1所述的用于半导体封装的银合金焊接导线,其特征在于:该第一添加剂选自镓、铟,及其组合。
4.根据权利要求3所述用于半导体封装的银合金焊接导线,其特征在于:该第二添加剂选自铂、金,及其组合。
5.根据权利要求4所述的用于半导体封装的银合金焊接导线,其特征在于:该第一添加剂为镓及铟,该第二添加剂为金。
CN201410041997.5A 2013-02-21 2014-01-27 用于半导体封装的银合金焊接导线 Active CN104009015B (zh)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
TW102106016A TWI536397B (zh) 2013-02-21 2013-02-21 Silver alloy soldered wire for semiconductor packages
TW102106016 2013-02-21

Publications (2)

Publication Number Publication Date
CN104009015A true CN104009015A (zh) 2014-08-27
CN104009015B CN104009015B (zh) 2018-07-20

Family

ID=51369616

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201410041997.5A Active CN104009015B (zh) 2013-02-21 2014-01-27 用于半导体封装的银合金焊接导线

Country Status (2)

Country Link
CN (1) CN104009015B (zh)
TW (1) TWI536397B (zh)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN106783647A (zh) * 2016-12-28 2017-05-31 河南理工大学 一种耐腐蚀键合合金线及其制备方法
US20170365576A1 (en) * 2014-12-17 2017-12-21 Nippon Steel & Sumikin Materials Co., Ltd. Bonding wire for semiconductor device
CN108183075A (zh) * 2017-12-27 2018-06-19 汕头市骏码凯撒有限公司 一种银合金键合丝及其制造方法
CN108292612A (zh) * 2016-04-28 2018-07-17 日铁住金新材料股份有限公司 半导体装置用接合线

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11342299B2 (en) 2016-04-28 2022-05-24 Nippon Micrometal Corporation Bonding wire for semiconductor devices
CN113906559A (zh) * 2019-11-22 2022-01-07 日铁化学材料株式会社 半导体装置用Ag合金接合线

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20070278634A1 (en) * 2006-05-30 2007-12-06 Mk Electron Co., Ltd. Au-ag based alloy wire for semiconductor package
CN101630670A (zh) * 2008-07-14 2010-01-20 Mk电子株式会社 用于半导体封装的Ag基合金引线
CN102776408A (zh) * 2012-08-16 2012-11-14 烟台一诺电子材料有限公司 一种银合金丝及其制备方法
TW201247904A (en) * 2012-05-07 2012-12-01 Wire technology co ltd Ag-based alloy wire and method for manufacturing the same
CN103155130A (zh) * 2011-02-10 2013-06-12 田中电子工业株式会社 Ag-Au-Pd三元合金接合线

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20070278634A1 (en) * 2006-05-30 2007-12-06 Mk Electron Co., Ltd. Au-ag based alloy wire for semiconductor package
CN101630670A (zh) * 2008-07-14 2010-01-20 Mk电子株式会社 用于半导体封装的Ag基合金引线
CN103155130A (zh) * 2011-02-10 2013-06-12 田中电子工业株式会社 Ag-Au-Pd三元合金接合线
TW201247904A (en) * 2012-05-07 2012-12-01 Wire technology co ltd Ag-based alloy wire and method for manufacturing the same
CN102776408A (zh) * 2012-08-16 2012-11-14 烟台一诺电子材料有限公司 一种银合金丝及其制备方法

Cited By (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20170365576A1 (en) * 2014-12-17 2017-12-21 Nippon Steel & Sumikin Materials Co., Ltd. Bonding wire for semiconductor device
EP3236490A4 (en) * 2014-12-17 2018-08-29 Nippon Steel & Sumikin Materials Co., Ltd. Bonding wire for semiconductor device
US10840208B2 (en) 2014-12-17 2020-11-17 Nippon Steel Chemical & Material Co., Ltd Bonding wire for semiconductor device
CN108292612A (zh) * 2016-04-28 2018-07-17 日铁住金新材料股份有限公司 半导体装置用接合线
CN106783647A (zh) * 2016-12-28 2017-05-31 河南理工大学 一种耐腐蚀键合合金线及其制备方法
CN106783647B (zh) * 2016-12-28 2019-04-19 河南理工大学 一种耐腐蚀键合合金线及其制备方法
CN108183075A (zh) * 2017-12-27 2018-06-19 汕头市骏码凯撒有限公司 一种银合金键合丝及其制造方法
CN108183075B (zh) * 2017-12-27 2020-05-19 汕头市骏码凯撒有限公司 一种银合金键合丝及其制造方法

Also Published As

Publication number Publication date
TW201434052A (zh) 2014-09-01
CN104009015B (zh) 2018-07-20
TWI536397B (zh) 2016-06-01

Similar Documents

Publication Publication Date Title
CN104009015A (zh) 用于半导体封装的银合金焊接导线
TWI496900B (zh) Copper alloy bonding wire for semiconductors
CN101386930B (zh) 键合铜线制造方法
CN103199073B (zh) 银钯合金单晶键合丝及其制造方法
JP2010225722A (ja) ボールボンディング用被覆銅ワイヤ
JP2015130502A (ja) スタッドバンプとそのパッケージ構造、および、その製造方法
US20200373272A1 (en) High-Reliability Copper Alloy Bonding Wire for Electronic Packaging and Preparation Method Therefor
CN108461380A (zh) 一种大面积集成电路芯片烧结空洞率的控制结构和控制方法
TWI394849B (zh) 銀基合金線材及其製造方法
TW201119784A (en) Method for inhibiting formation of tin-nickel intermetallic in solder joints
CN105247666B (zh) 半导体装置及其制造方法
JP4130508B2 (ja) 半田接合方法及び電子装置の製造方法
CN106992164A (zh) 一种微电子封装用铜合金单晶键合丝及其制备方法
CN104377185A (zh) 镀金银钯合金单晶键合丝及其制造方法
CN103014401A (zh) 一种新型金合金及其制备方法
Chuang et al. Intermetallic compounds at the interfaces of Ag–Pd alloy stud bumps with Al pads
KR102344790B1 (ko) 반도체 접속의 Cu 필러용 원기둥상 형성물
CN103199072A (zh) 镀金铜钯合金单晶键合丝及其制造方法
CN109628790A (zh) 一种高纯金银钯铂合金键合引线及其制备方法
CN105834611B (zh) 一种适用于电子封装的高电导高可靠性Ce‑Sn‑Ag‑Cu焊料
TWI532057B (zh) Silver alloy welding wire
CN108231600A (zh) 一种封装用键合铜线的加工方法
Zribi et al. The kinetics of formation of ternary intermetallic alloys in Pb-Sn and Cu-Ag-Sn Pb-free electronic joints
CN104218012A (zh) 金属焊线及其制造方法
CN104955262A (zh) 一种线路板及其制造方法

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant