CN103988192B - 统一数据屏蔽、数据中毒和数据总线反转信令 - Google Patents

统一数据屏蔽、数据中毒和数据总线反转信令 Download PDF

Info

Publication number
CN103988192B
CN103988192B CN201280061408.9A CN201280061408A CN103988192B CN 103988192 B CN103988192 B CN 103988192B CN 201280061408 A CN201280061408 A CN 201280061408A CN 103988192 B CN103988192 B CN 103988192B
Authority
CN
China
Prior art keywords
data bit
data
state
multiple data
indicator signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201280061408.9A
Other languages
English (en)
Chinese (zh)
Other versions
CN103988192A (zh
Inventor
詹姆士·奥康纳
亚伦·尼格伦
安瓦尔·卡谢穆
沃伦·克鲁格
布赖恩·布莱克
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Advanced Micro Devices Inc
Original Assignee
Advanced Micro Devices Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Advanced Micro Devices Inc filed Critical Advanced Micro Devices Inc
Publication of CN103988192A publication Critical patent/CN103988192A/zh
Application granted granted Critical
Publication of CN103988192B publication Critical patent/CN103988192B/zh
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4204—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus
    • G06F13/4234—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a memory bus
    • G06F13/4239—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a memory bus with asynchronous protocol
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Dram (AREA)
  • Bus Control (AREA)
  • Information Transfer Systems (AREA)
CN201280061408.9A 2011-12-14 2012-12-13 统一数据屏蔽、数据中毒和数据总线反转信令 Active CN103988192B (zh)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US13/325,648 2011-12-14
US13/325,648 US8726139B2 (en) 2011-12-14 2011-12-14 Unified data masking, data poisoning, and data bus inversion signaling
PCT/US2012/069541 WO2013090599A1 (en) 2011-12-14 2012-12-13 Unified data masking, data poisoning, and data bus inversion signaling

Publications (2)

Publication Number Publication Date
CN103988192A CN103988192A (zh) 2014-08-13
CN103988192B true CN103988192B (zh) 2018-02-09

Family

ID=47472088

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201280061408.9A Active CN103988192B (zh) 2011-12-14 2012-12-13 统一数据屏蔽、数据中毒和数据总线反转信令

Country Status (6)

Country Link
US (1) US8726139B2 (enExample)
EP (1) EP2791809B1 (enExample)
JP (1) JP5947398B2 (enExample)
KR (1) KR101879708B1 (enExample)
CN (1) CN103988192B (enExample)
WO (1) WO2013090599A1 (enExample)

Families Citing this family (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8677211B2 (en) * 2010-12-23 2014-03-18 International Business Machines Corporation Data bus inversion using spare error correction bits
US20130117593A1 (en) * 2011-11-07 2013-05-09 Qualcomm Incorporated Low Latency Clock Gating Scheme for Power Reduction in Bus Interconnects
US9529749B2 (en) 2013-03-15 2016-12-27 Qualcomm Incorporated Data bus inversion (DBI) encoding based on the speed of operation
US9864536B2 (en) * 2013-10-24 2018-01-09 Qualcomm Incorporated System and method for conserving power consumption in a memory system
US9383809B2 (en) * 2013-11-13 2016-07-05 Qualcomm Incorporated System and method for reducing memory I/O power via data masking
US9270417B2 (en) 2013-11-21 2016-02-23 Qualcomm Incorporated Devices and methods for facilitating data inversion to limit both instantaneous current and signal transitions
US9817738B2 (en) * 2015-09-04 2017-11-14 Intel Corporation Clearing poison status on read accesses to volatile memory regions allocated in non-volatile memory
US9922686B2 (en) * 2016-05-19 2018-03-20 Micron Technology, Inc. Apparatuses and methods for performing intra-module databus inversion operations
US10754970B2 (en) * 2017-01-27 2020-08-25 International Business Machines Corporation Data masking
US11237729B1 (en) 2020-10-13 2022-02-01 Sandisk Technologies Llc Fast bus inversion for non-volatile memory
CN116783654A (zh) 2020-12-26 2023-09-19 英特尔公司 自适应错误校正以提高系统存储器可靠性、可用性和可服务性（ras）
KR20230046362A (ko) 2021-09-29 2023-04-06 삼성전자주식회사 메모리 모듈의 동작 방법, 메모리 컨트롤러의 동작 방법, 및 메모리 시스템의 동작 방법
US11822484B2 (en) * 2021-12-20 2023-11-21 Advanced Micro Devices, Inc. Low power cache
US12050784B2 (en) * 2022-04-27 2024-07-30 Micron Technology, Inc. Data masking for memory

Family Cites Families (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6898648B2 (en) * 2002-02-21 2005-05-24 Micron Technology, Inc. Memory bus polarity indicator system and method for reducing the affects of simultaneous switching outputs (SSO) on memory bus timing
JP2004207942A (ja) * 2002-12-25 2004-07-22 Sony Corp データ転送装置とデータ転送方法
US8201071B2 (en) * 2006-11-15 2012-06-12 Qimonda Ag Information transmission and reception
US8245087B2 (en) 2007-03-26 2012-08-14 Cray Inc. Multi-bit memory error management
US7616133B2 (en) * 2008-01-16 2009-11-10 Micron Technology, Inc. Data bus inversion apparatus, systems, and methods
US8363707B2 (en) * 2008-03-21 2013-01-29 Micron Technology, Inc. Mixed-mode signaling
US8223042B2 (en) * 2008-04-02 2012-07-17 Rambus Inc. Encoding data with minimum hamming weight variation
WO2009154797A2 (en) * 2008-06-20 2009-12-23 Rambus, Inc. Frequency responsive bus coding
US8271747B2 (en) 2008-07-31 2012-09-18 Rambus Inc. Mask key selection based on defined selection criteria
KR20100053202A (ko) * 2008-11-12 2010-05-20 삼성전자주식회사 Ｒｄｂｉ 기능을 지원하는 반도체 메모리 장치 및 그 테스트 방법
EP3193259B1 (en) * 2009-07-13 2019-12-25 Rambus Inc. Encoding data using combined data mask and data bus inversion
KR101688050B1 (ko) * 2009-12-22 2016-12-21 삼성전자 주식회사 반도체 장치 및 반도체 장치의 리드 또는 라이트 동작 수행 방법
US8260992B2 (en) * 2010-04-12 2012-09-04 Advanced Micro Devices, Inc. Reducing simultaneous switching outputs using data bus inversion signaling
US8706958B2 (en) * 2011-09-01 2014-04-22 Thomas Hein Data mask encoding in data bit inversion scheme
US8495437B2 (en) * 2011-09-06 2013-07-23 Samsung Electronics Co., Ltd. Semiconductor memory device

Also Published As

Publication number Publication date
JP5947398B2 (ja) 2016-07-06
WO2013090599A1 (en) 2013-06-20
KR101879708B1 (ko) 2018-07-18
JP2015506039A (ja) 2015-02-26
EP2791809A1 (en) 2014-10-22
EP2791809B1 (en) 2017-08-02
US20130159818A1 (en) 2013-06-20
KR20140102703A (ko) 2014-08-22
US8726139B2 (en) 2014-05-13
CN103988192A (zh) 2014-08-13

Similar Documents

Publication Publication Date Title
CN103988192B (zh) 统一数据屏蔽、数据中毒和数据总线反转信令
US9965352B2 (en) Separate link and array error correction in a memory system
CN108351820B (zh) 在跨存储器链路传送纠正数据时保护ecc位置
US10061645B2 (en) Memory array and link error correction in a low power memory sub-system
TW202223903A (zh) 適應性內部記憶體錯誤刷洗及錯誤處置
CN108701099B (zh) 用于存储器系统的功率节省技术
KR101251100B1 (ko) 별도의 순환 중복 코드 프레임들을 이용하는 효율적인 대역내 신뢰도
US20120079346A1 (en) Simulated error causing apparatus
TWI676991B (zh) 測試儲存單元的方法以及使用該方法的裝置
CN101527171B (zh) 一种多通道并行纠错的闪存控制方法和装置
US20150026509A1 (en) Storage device having a data stream converter
CN114840137B (zh) 用于在动态随机存取存储器上执行写入训练的技术
US20150212879A1 (en) Semiconductor device performing error correction operation
KR20190098394A (ko) 메모리 컨트롤러 및 그 동작 방법
US12470231B2 (en) Method and apparatus to perform cyclic redundancy check training in a memory module
US10911181B2 (en) Method for checking address and control signal integrity in functional safety applications, related products
US9239755B2 (en) Semiconductor device and semiconductor system including the same
US20240004583A1 (en) Protocol for data poisoning
US12505014B1 (en) DRAM ECC circuit error detection integrity
Yoon et al. Efficient and reliable NAND flash channel for high-speed solid state drives
CN116092565B (zh) 基础芯片、存储系统以及半导体结构
CN116072200B (zh) 基础芯片、存储系统以及半导体结构
US20230136268A1 (en) Autonomous backside data buffer to memory chip write training control
CN112309444A (zh) 存储器接口电路、存储器存储装置及设定状态检测方法
US7721161B2 (en) Method for controlling memory access

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant