CN103825583A - Synchronously resettable D trigger resisting single event upset and single event transient - Google Patents

Abstract

The invention discloses a synchronously resettable D trigger resisting single event upset and single event transient, so as to solve the problem of poor ability to resist single event upset and single event transient of the synchronously resettable D trigger. According to the invention, the synchronously resettable D trigger is composed of a clock circuit, a reset circuit, a master latch, a slave latch, first and second inverter circuits and a buffer circuit; the master latch and the slave latch are redundant reinforcement latches; the master latch and the slave latch are orderly connected in series, and are connected with the clock circuit; the master latch is connected with the buffer circuit and the reset circuit; and the slave latch is connected with first and second inverter circuits. Mutually redundant C2MOS circuits in the master latch and the slave latch are separated, which improves the synchronously resettable D trigger's ability to resist single event upset. Through the buffer circuit, an error is avoided under a long-duration single event transient, and the ability to resist single event transient is further improved through a dual mode redundant pathway.

Description

Anti-single particle overturn and single-ion transient state can synchronous reset d type flip flop

Technical field

The present invention relates to a kind of D master-slave flip-flop with synchronous reset structure, particularly a kind of anti-single particle overturn (Single Event Upset, SEU) and anti-single particle transient state (Single Event Transient, SET) can synchronous reset d type flip flop.

Background technology

In cosmic space, there are a large amount of high energy particles (proton, electronics, heavy ion etc.), sequence circuit in integrated circuit is subject to after these high-energy particle bombardments, the state of its maintenance likely overturns, this effect is called single-particle inversion effect, the LET(linear energy transfer of single-particle bombardment integrated circuit) value is higher, more easily produces single-particle inversion effect.Combinational circuit in integrated circuit is subject to after these high-energy particle bombardments, likely produce instantaneous electric pulse, this effect is called single-ion transient state effect, and the LET value of single-particle bombardment integrated circuit is higher, the instantaneous electric pulse duration producing is longer, and electric pulse is more easily gathered by sequence circuit.The upset if the state of sequence circuit makes a mistake, or single-ion transient state effect produce instantaneous electric pulse gathered by sequence circuit mistake, all can cause integrated circuit job insecurity even to produce fatal mistake, this is particularly serious in space flight, military field.Therefore, thus to integrated circuit reinforce reduce single-particle inversion effect and single-ion transient state effect more and more important.

D type flip flop is in integrated circuit, to use one of maximum timing unit, the anti-single particle overturn of the ability of its anti-single particle overturn and single-ion transient state to whole integrated circuit and the ability of single-ion transient state play a crucial role, and d type flip flop is carried out to corresponding reinforcing and can make the anti-single particle overturn of integrated circuit and single-ion transient state ability be improved.

Traditional d type flip flop is D master-slave flip-flop, generally forms by main latch with from level series of latches.Common lock storage is replaced with to DICE(Dual Interlocked Storage Cell, double interlocking memory cell) etc. redundancy ruggedized construction can realize primary particle inversion resistant d type flip flop.Transform on this basis input/output port, can realize anti-single particle overturn and single-ion transient state simultaneously.The people such as M.J.Myjak are at The47 ^ththe 47th IEEE Circuits and Systems Midwest international conference of IEEE International Midwest Symposium on Circuits and Systems() on " Enhanced Fault-Tolerant CMOS Memory Elements " (the strengthening fault-tolerant cmos memory cell) of delivering (2004, the I-453～I-456 page) on a kind of improved DICE circuit has been proposed, this circuit adopts DICE circuit to carry out anti-single particle overturn reinforcing, and bidirectional data line is divided into two write data lines and two read data lines, by the duplication redundancy of data wire, make at any time the single event transient pulse that propagates into DICE circuit by a certain data wire be difficult to cause the upset of whole circuit state, thereby realize the reinforcing for single-ion transient state.But there is positive feedback loop in the duplication redundancy of data wire, under compared with the single event transient pulse of long duration, can produce latch information upset, anti-single particle transient state ability is not high.

D.G.Mavis etc. are in the international Reliability Physics meeting of IEEE Reliability Physics Symposium() on time sampling d type flip flop circuit has been proposed in " Soft error rate mitigation techniques for modern microcircuits " (reducing the technology of modern microcircuit soft error rate) (2002 the 216th page-225 pages) of delivering.This circuit has been introduced delay and voting circuit in the feedback loop of latch data, thereby has possessed certain anti-single particle overturn and single-ion transient state ability.But voting circuit itself does not possess the ability of anti-single particle transient state, meeting output error data under single event transient pulse, anti-single particle transient state ability is not high.

Application number is the d type flip flop that 200910046337.5 Chinese patent discloses a kind of anti-single particle overturn and single event transient pulse.This invention is the d type flip flop that a kind of structure is similar to time sampling structure, comprises two variable connectors, two delay circuits, two shutter circuit and three inverters, has realized the reinforcing of anti-single particle overturn and the single-ion transient state of d type flip flop.This patent has the ability of anti-single particle transient state, but because the output Q of the 3rd reverser connects the input VIN0 of second variable connector, formed positive feedback loop, under compared with the single event transient pulse of long duration, can produce latch information upset, anti-single particle transient state ability is not high.

Some integrated circuit needs the state of d type flip flop in control integration circuit, forces d type flip flop input low level.On the original architecture basics of d type flip flop, increase synchronous reset circuit and synchronous reset signal input, thereby realize the synchronous reset structure of d type flip flop, and control the synchronous reset function of d type flip flop by synchronous reset signal, but at present this can synchronous reset d type flip flop anti-single particle overturn and single-ion transient state ability not high, be unfavorable for using in the integrated circuit (IC) chip in the fields such as Aeronautics and Astronautics.

Application number be 201110323791.8 Chinese patent disclose a kind of primary particle inversion resistant can synchronous reset d type flip flop, as shown in Figure 1, this invention is by clock circuit, main latch, form from latch, the first inverter circuit and the second Nverter circuit, can be under the single-particle bombardment compared with high LET value normal work and do not produce single-particle inversion.Because this invention does not adopt buffer circuit in clock circuit, before main latch, so do not possess the ability of anti-single particle transient state, and main latch, do not adopt duplication redundancy from latch, in the time that the LET value of single-particle bombardment is higher, the some node upsets on circuit can cause whole circuit to overturn.

Summary of the invention

The technical problem to be solved in the present invention is, for current can synchronous reset d type flip flop anti-single particle transient state and the not high problem of anti-single particle overturn ability, what propose a kind of anti-single particle overturn and single-ion transient state can synchronous reset d type flip flop.

Concretism of the present invention is: carry out duplication redundancy reinforcing to main latch with from latch, and can anti-single particle overturn; In clock circuit He before main latch, add buffer circuit, can anti-single particle transient state; Cut off the positive feedback loop that may be caused by single event transient pulse from latch, can under compared with the single event transient pulse of long duration, not overturn.

Anti-single particle overturn of the present invention and single-ion transient state can synchronous reset d type flip flop by clock circuit, reset circuit, main latch, from latch, the first inverter circuit, the second Nverter circuit and buffer the electric circuit constitute.Main latch and from latch be redundancy reinforce latch.Main latch and from series connection before and after latch, and be all connected with clock circuit.Main latch is also connected with buffer circuits, reset circuit, is also connected with the first inverter circuit, the second Nverter circuit from latch.

Anti-single particle overturn of the present invention and anti-single particle transient state can have three inputs and two outputs by synchronous reset d type flip flop.Three inputs are respectively clock signal input terminal CK, data-signal input D and the RESET input RN; Output is Q and QN.

Clock circuit has an input and four outputs, and input is CK, and output is c1, c2, cn1, cn2.Clock circuit is made up of 12 PMOS and ten four NMOSs.The grid Pg35 of the 35 PMOS pipe connects CK, and drain electrode Pd35 connects the drain electrode Nd35 of the 35 NMOS pipe; The grid Pg36 of the 36 PMOS pipe connects the drain electrode Pd35 of the 35 PMOS pipe, and drain electrode Pd36 connects the drain electrode Nd36 of the 36 NMOS pipe, and source electrode Ps36 connects power vd D; The grid Pg37 of the 37 PMOS pipe connects the drain electrode Pd36 of the 36 PMOS pipe, and drain electrode Pd37 connects the drain electrode Nd37 of the 37 NMOS pipe, and source electrode Ps37 connects power vd D; The grid Pg38 of the 38 PMOS pipe connects the drain electrode Pd37 of the 37 PMOS pipe, and drain electrode Pd38 connects the drain electrode Nd38 of the 38 NMOS pipe, and source electrode Ps38 connects power vd D; The grid Pg39 of the 39 PMOS pipe connects CK, and drain electrode Pd39 connects the source electrode Ps40 of the 40 PMOS pipe, and source electrode Ps39 connects VDD; The grid Pg40 of the 40 PMOS pipe connects the drain electrode Pd38 of the 38 PMOS pipe, and drain electrode Pd40 connects the drain electrode Nd39 of the 39 NMOS pipe, and as an output cn1 of clock circuit, source electrode Ps40 connects Pd39; The grid Pg41 of the 41 PMOS pipe connects CK, and drain electrode Pd41 connects the source electrode Ps42 of the 42 PMOS pipe, and source electrode Ps41 connects VDD; The grid Pg42 of the 42 PMOS pipe connects the drain electrode Pd38 of the 38 PMOS pipe, and drain electrode Pd42 connects the drain electrode Nd41 of the 41 NMOS pipe; The grid Pg43 of the 43 PMOS pipe connects the grid Ng43 of the 43 NMOS pipe and the grid Ng47 of the 47 NMOS pipe an output c1 as clock circuit, drain electrode Pd43 connects the drain electrode Pd40 of the 40 PMOS pipe, and as an output cn1 of clock circuit, source electrode Ps43 connects VDD; The grid Pg44 of the 44 PMOS pipe connects the grid Ng44 of the 44 NMOS pipe an output c2 as clock circuit, drain electrode Pd44 connects the drain electrode Nd44 of the 44 NMOS pipe an output cn2 as clock circuit, and source electrode Ps44 connects VDD; The grid Pg45 of the 45 PMOS pipe connects output cn1, and drain electrode Pd45 connects output c1, and source electrode Ps45 connects VDD; The grid Pg46 of the 46 PMOS pipe connects output cn2, and drain electrode Pd46 connects output c2, and source electrode Ps46 connects VDD; The grid Ng35 of the 35 NMOS pipe connects CK, and drain electrode Nd35 connects the drain electrode Pd35 of the 35 PMOS pipe; The grid Ng36 of the 36 NMOS pipe connects the drain electrode Nd35 of the 35 NMOS pipe, and drain electrode Nd36 connects the drain electrode Pd36 of the 36 PMOS pipe, and source electrode Ns36 connects VSS; The grid Ng37 of the 37 NMOS pipe connects the drain electrode Nd36 of the 36 NMOS pipe, and drain electrode Nd37 connects the drain electrode Pd37 of the 37 PMOS pipe, and source electrode Ns37 connects VSS; The grid Ng38 of the 38 NMOS pipe connects the drain electrode Nd37 of the 37 NMOS pipe, and drain electrode Nd38 connects the drain electrode Pd38 of the 38 PMOS pipe, and source electrode Ns38 connects VSS; The grid Ng39 of the 39 NMOS pipe connects the drain electrode Nd38 of the 38 NMOS pipe, and source electrode Ns39 connects the drain electrode Nd40 of the 40 NMOS pipe, and drain electrode connects cn1; The grid Ng40 of the 40 NMOS pipe connects CK, and drain electrode Nd40 connects the source electrode Nd39 of the 39 NMOS pipe, and source electrode Ns40 connects VSS; The grid Ng41 of the 41 NMOS pipe connects the drain electrode Nd38 of the 38 NMOS pipe, and source electrode Ns41 connects the drain electrode Nd42 of the 42 NMOS pipe, and drain electrode connects cn2; The grid Ng42 of the 42 NMOS pipe connects CK, and drain electrode Nd42 connects the source electrode Ns41 of the 41 NMOS pipe, and source electrode Ns42 connects VSS; The grid Ng43 of the 43 NMOS pipe connects output c1, and drain electrode Nd43 connects output cn1, and source electrode Ns43 connects the drain electrode Nd47 of the 47 NMOS pipe; The grid Ng44 of the 44 NMOS pipe connects output c2, and drain electrode Nd44 connects output cn2, and source electrode Ns44 connects the drain electrode Nd48 of the 48 NMOS pipe; The grid Ng45 of the 45 NMOS pipe connects output cn1, and drain electrode Nd45 connects output c1, and source electrode Ns45 connects VSS; The grid Ng46 of the 46 NMOS pipe connects output cn2, and drain electrode Nd46 connects output c2, and source electrode Ns46 connects VSS; The drain electrode Nd47 of the 47 NMOS pipe connects the source electrode Ns43 of the 43 NMOS pipe, and grid Ng47 connects output c1, and source electrode Ns47 connects VSS; The drain electrode Nd48 of the 48 NMOS pipe connects the source electrode Ns44 of the 44 NMOS pipe, and grid Ng48 connects output c2, and source electrode Ns48 connects VSS.

Reset circuit has an input and two outputs, and input is RN, and output is rn01, rn02.Reset circuit is made up of ten PMOS and ten NMOS.The grid Pg47 of the 47 PMOS pipe connects RN, and drain electrode Pd47 connects the drain electrode Nd49 of the 49 NMOS pipe, and source electrode Ps47 connects VDD; The grid Pg48 of the 48 PMOS pipe connects the drain electrode Pd47 of the 47 PMOS pipe, and drain electrode Pd48 connects the drain electrode Nd50 of the 50 NMOS pipe, and source electrode Ps48 connects power vd D; The grid Pg49 of the 49 PMOS pipe connects the drain electrode Pd48 of the 48 PMOS pipe, and drain electrode Pd49 connects the drain electrode Nd51 of the 51 NMOS pipe, and source electrode Ps49 connects power vd D; The grid Pg50 of the 50 PMOS pipe connects the drain electrode Pd49 of the 49 PMOS pipe, and drain electrode Pd50 connects the drain electrode Nd52 of the 52 NMOS pipe, and source electrode Ps50 connects power vd D; The grid Pg51 of the 51 PMOS pipe connects RN, and drain electrode Pd51 connects the source electrode Ps52 of the 52 PMOS pipe, and source electrode Ps51 connects VDD; The grid Pg52 of the 52 PMOS pipe connects the drain electrode Pd50 of the 50 PMOS pipe, and drain electrode Pd52 connects the drain electrode Nd53 of the 53 NMOS pipe; The grid Pg53 of the 53 PMOS pipe connects RN, and drain electrode Pd53 connects the source electrode Ps54 of the 54 PMOS pipe, and source electrode Ps53 connects VDD; The grid Pg54 of the 54 PMOS pipe connects the drain electrode Pd50 of the 50 PMOS pipe, and drain electrode Pd54 connects the drain electrode Nd55 of the 55 NMOS pipe; The grid Pg55 of the 55 PMOS pipe connects the drain electrode Nd53 of the 53 NMOS pipe, and drain electrode Pd55 connects the drain electrode Nd57 of the 57 NMOS pipe an output rn01 as reset circuit, and source electrode Ps55 connects VDD; The grid Pg56 of the 56 PMOS pipe connects the drain electrode Pd54 of the 54 PMOS pipe, and drain electrode Pd56 connects the 58 NMOS pipe drain electrode Nd58 an output rn02 as reset circuit; The grid Ng49 of the 49 NMOS pipe connects RN, and drain electrode Nd49 connects the drain electrode Pd47 of the 47 PMOS pipe, and source electrode Ns49 connects VSS; The grid Ng50 of the 50 NMOS pipe connects the drain electrode Nd49 of the 49 NMOS pipe, and drain electrode Nd50 connects the drain electrode Pd48 of the 48 PMOS pipe, and source electrode Ns50 connects VSS; The grid Ng51 of the 51 NMOS pipe connects the drain electrode Nd50 of the 50 NMOS pipe, and drain electrode Nd51 connects the drain electrode Pd49 of the 49 PMOS pipe, and source electrode Ns51 connects VSS; The grid Ng52 of the 52 NMOS pipe connects the drain electrode Nd51 of the 51 NMOS pipe, and drain electrode Nd52 connects the drain electrode Pd50 of the 50 PMOS pipe, and source electrode Ns52 connects VSS; The grid Ng53 of the 53 NMOS pipe connects the drain electrode Nd52 of the 52 NMOS pipe, and source electrode Ns53 connects the drain electrode Nd54 of the 54 NMOS pipe, and drain electrode connects the drain electrode Pd52 of the 52 PMOS pipe; The grid Ng54 of the 54 NMOS pipe connects RN, and drain electrode Nd54 connects the source electrode Ns53 of the 53 NMOS pipe, and source electrode Ns54 connects VSS; The grid Ng55 of the 55 NMOS pipe connects the drain electrode Nd52 of the 52 NMOS pipe, and source electrode Ns55 connects the drain electrode Nd56 of the 56 NMOS pipe, and drain electrode connects the grid Pg56 of the 56 PMOS pipe; The grid Ng56 of the 56 NMOS pipe connects RN, and drain electrode Nd56 connects the source electrode Ns55 of the 55 NMOS pipe, and source electrode Ns56 connects VSS; The grid Ng57 of the 57 NMOS pipe connects the grid Pg55 of the 55 PMOS pipe, and drain electrode Nd57 connects the drain electrode Pd55 of the 55 PMOS pipe and connects output rn01, and source electrode Ns57 connects VSS; The grid Ng58 of the 58 NMOS pipe connects the grid Pg56 of the 56 PMOS pipe, and drain electrode Nd58 connects the 56 PMOS pipe drain electrode Pd56 and connects output rn02, and source electrode Ns58 connects VSS;

Buffer circuits has an input and an output, and input is D, and output is D1.Buffer circuit is made up of eight PMOS pipes and eight NMOS pipes, and in buffer circuit, the substrate of all PMOS pipes connects power vd D, the substrate ground connection VSS of all NMOS pipes.The grid Pg1 of the one PMOS pipe connects input D and is connected with the grid Ng1 of a NMOS pipe, and drain electrode Pd1 connects the drain electrode Ng1 of a NMOS pipe, and source electrode Ps1 connects VDD; The grid Pg2 of the 2nd PMOS pipe connects the drain electrode Pd1 of a PMOS pipe, and drain electrode Pd2 connects the drain electrode Nd2 of the 2nd NMOS pipe, and source electrode Ps2 connects VDD; The grid Pg3 of the 3rd PMOS pipe connects the drain electrode Pd2 of the 2nd PMOS pipe, and drain electrode Pd3 connects the drain electrode Nd3 of the 3rd NMOS pipe, and source electrode Ps3 connects VDD; The grid Pg4 of the 4th PMOS pipe connects the drain electrode Pd3 of the 3rd PMOS pipe, and drain electrode Pd4 connects the drain electrode Nd4 of the 4th NMOS pipe, and source electrode Ps4 connects VDD; The grid Pg5 of the 5th PMOS pipe connects the drain electrode Pd4 of the 4th PMOS pipe, and drain electrode Pd5 connects the drain electrode Nd5 of the 5th NMOS pipe, and source electrode Ps5 connects VDD; The grid Pg6 of the 6th PMOS pipe connects the drain electrode Pd5 of the 5th PMOS pipe, and drain electrode Pd6 connects the drain electrode Nd6 of the 6th NMOS pipe, and source electrode Ps6 connects VDD; The grid Pg7 of the 7th PMOS pipe connects the drain electrode Pd6 of the 6th PMOS pipe, and drain electrode Pd7 connects the drain electrode Nd7 of the 7th NMOS pipe, and source electrode Ps7 connects VDD; The grid Pg8 of the 8th PMOS pipe connects the drain electrode Pd7 of the 7th PMOS pipe, and drain electrode Pd8 connects the drain electrode Nd8 of the 8th NMOS pipe the output D1 as buffer, and source electrode Ps8 connects VDD; The grid Ng1 of the one NMOS pipe connects Pg1, and drain electrode Nd1 connects Pd1, and source electrode Ns1 connects VSS; The grid Ng2 of the 2nd NMOS pipe connects the drain electrode Nd1 of a NMOS pipe, and drain electrode Nd2 connects Pd2, and source electrode Ns2 connects VSS; The grid Ng3 of the 3rd NMOS pipe connects the drain electrode Nd2 of the 2nd NMOS pipe, and drain electrode Nd3 connects Pd3, and source electrode Ns3 connects VSS; The grid Ng4 of the 4th NMOS pipe connects the drain electrode Nd3 of the 3rd NMOS pipe, and drain electrode Nd4 connects Pd4, and source electrode Ns4 connects VSS; The grid Ng5 of the 5th NMOS pipe connects the drain electrode Nd4 of the 4th NMOS pipe, and drain electrode Nd5 connects Pd5, and source electrode Ns5 connects VSS; The grid Ng6 of the 6th NMOS pipe connects the drain electrode Nd5 of the 5th NMOS pipe, and drain electrode Nd6 connects Pd6, and source electrode Ns6 connects VSS; The grid Ng7 of the 7th NMOS pipe connects the drain electrode Nd6 of the 6th NMOS pipe, and drain electrode Nd7 connects Pd7, and source electrode Ns7 connects VSS; The grid Ng8 of the 8th NMOS pipe connects the drain electrode Nd7 of the 7th NMOS pipe, and drain electrode Nd8 connects Pd8, and source electrode Ns8 connects VSS.

Main latch has eight inputs and two outputs, input and D, and D1, c1, c2, cn1, cn2, rn01, rn02 is connected; Output is m1, m1r.Main latch is made up of 14 PMOS and ten four NMOSs, and in main latch, the substrate of all PMOS pipes connects power vd D, the substrate ground connection VSS of all NMOS pipes.The grid Pg9 of the 9th PMOS connects D, and drain electrode connects the source electrode Ps10 of the tenth PMOS, and source electrode Ps9 connects VDD; The grid Pg10 of the tenth PMOS connects D1, and source electrode Ps10 connects the drain electrode Pd9 of the 9th PMOS pipe, and drain electrode Pd10 connects the source electrode Ps11 of the 11 PMOS pipe; The grid Pg11 of the 11 PMOS pipe connects c1, and source electrode Ps11 connects the drain electrode Pd10 of the tenth PMOS pipe, and drain electrode Pd11 connects the 9th NMOS drain electrode Nd9; The grid Pg12 of the 12 PMOS connects rn01, and drain electrode Pd12 connects the source electrode Ps11 of the 11 PMOS, and source electrode Ps12 connects VDD; The grid Pg13 of the 13 PMOS connects D, and source electrode Ps13 connects VDD, and drain electrode Pd13 connects the source electrode Ps14 of the 14 PMOS pipe; The grid Pg14 of the 14 PMOS pipe connects D1, and source electrode Ps14 connects the drain electrode Pd13 of the 13 PMOS pipe, and drain electrode Pd14 connects the 15 pmos source Ps15; The grid Pg15 of the 15 PMOS connects c2, and drain electrode Pd15 connects the drain electrode Nd13 of the 13 NMOS pipe, and source electrode Ps15 connects the drain electrode Pd14 of the 14 PMOS pipe; The grid Pg16 of the 16 PMOS connects rn02, and drain electrode Pd16 connects the source electrode Ps15 of the 15 PMOS pipe, and source electrode Ps16 connects VDD; The 17 gate pmos utmost point Pg17 connects the drain electrode Pd11 of the 11 PMOS pipe, and drain electrode Pd17 connects the drain electrode Pd17 of the 17 NMOS pipe and as an output m1r, source electrode Ps17 connects VDD; The grid Pg18 of the 18 PMOS pipe connects the drain electrode Pd15 of the 15 PMOS, and drain electrode Pd18 connects the drain electrode Nd18 of the 18 NMOS pipe and as an output m1, source electrode Ps18 connects VDD; The grid Pg19 of the 19 PMOS pipe connects the drain electrode Pd18 of the 18 PMOS pipe, also connects output m1 simultaneously, and drain electrode Pd19 connects the source electrode Ps20 of the 20 PMOS pipe, and source electrode Ps19 connects VDD; The grid Pg20 of the 20 PMOS pipe connects cn1, and drain electrode Pd20 connects the drain electrode Nd19 of the 19 NMOS pipe, and source electrode Ps20 connects Pd19; The grid Pg21 of the 21 PMOS pipe connects the drain electrode Pd17 of the 17 PMOS pipe, also connects output m1r simultaneously, and drain electrode Pd21 connects the source electrode Ps22 of the 22 PMOS pipe, and source electrode Ps21 connects VDD; The grid Pg22 of the 22 PMOS pipe connects cn2, and drain electrode Pd22 connects the drain electrode Nd21 of the 21 NMOS pipe and is connected to Pd15, and source electrode Ps22 connects the 21 PMOS drain electrode Pd21; The grid Ng9 of the 9th NMOS pipe connects cn1, and source electrode Ns9 connects the drain electrode Nd10 of the tenth NMOS pipe, and drain electrode Nd9 connects the drain electrode Pd11 of the 11 PMOS pipe; The grid Ng10 of the tenth NMOS pipe connects D1, and drain electrode Nd10 connects the source electrode Ns9 of the 9th NMOS pipe, and source electrode Ns10 connects Nd11; The grid Ng11 of the 11 NMOS pipe connects input D, and drain electrode Nd11 connects Ns10, and source electrode Ns11 connects Nd12; The grid Ng12 of the 12 NMOS pipe connects rn02, and source electrode Ns12 connects VSS, and drain electrode Nd12 connects the source electrode Ns11 of the 11 NMOS pipe; The grid Ng13 of the 13 NMOS pipe connects cn2, and drain electrode Nd13 connects the drain electrode Pd15 of the 15 PMOS pipe, and source electrode Ns13 connects Nd14; The grid Ng14 of the 14 NMOS pipe connects input D1, and drain electrode Nd14 connects Ns13, and source electrode Ns14 connects Nd15; The grid Ng15 of the 15 NMOS pipe connects D, and drain electrode Nd15 connects the source electrode Ns14 of the 14 NMOS pipe, and source electrode Ns15 connects Nd16; The grid Ng16 of the 16 NMOS pipe connects rn01, and drain electrode Nd16 connects Ns15, and source electrode Ns16 connects VSS; The grid Ng17 of the 17 NMOS pipe connects the drain electrode Nd13 of the 13 NMOS pipe, and drain electrode Nd17 connects the drain electrode Pd17 of the 17 PMOS pipe, and source electrode Ns17 connects VSS; The grid Ng18 of the 18 NMOS pipe connects the drain electrode Pd11 of the 11 PMOS pipe, and drain electrode Nd18 connects Pd18, and source electrode connects VSS; The grid Ng19 of the 19 NMOS pipe connects input c1, and drain electrode Nd19 connects the drain electrode Pd20 of the 20 PMOS pipe, and source electrode Ns19 connects the drain electrode Nd20 of the 20 NMOS pipe; The grid Ng20 of the 20 NMOS pipe connects the drain electrode Nd17 of the 17 NMOS pipe, connects m1r simultaneously, and drain electrode Nd20 connects Ns19, and source electrode Ns20 connects VSS.The grid Ng21 of the 21 NMOS pipe connects c2, and drain electrode Nd21 connects the Pd22 of the 22 pipe, and source electrode Ns21 connects Nd22; The grid Ng22 of the 22 NMOS pipe connects the drain electrode Nd18 of the 18 NMOS pipe, connects m1 simultaneously, and drain electrode Nd22 connects Ns21, and source electrode connects VSS.

There are six inputs and four outputs from latch, input and c1, c2, cn1, cn2, m1, m1r is connected; Output is s0, s0r, s1, s1r.Be made up of ten PMOS pipes and ten NMOS pipes from latch, from latch, the substrate of all PMOS pipes connects power vd D, the substrate ground connection VSS of all NMOS pipes.The grid Pg23 of the 23 PMOS pipe connects m1r, and drain electrode Pd23 connects the source electrode Ps24 of the 24 PMOS pipe, and source electrode Ps23 connects power vd D; The grid Pg24 of the 24 PMOS pipe connects cn1, and drain electrode Pd24 connects the drain electrode Nd23 of the 23 NMOS pipe and as an output s0 from latch, source electrode Ps24 connects Pd23; The grid Pg25 of the 25 PMOS pipe connects m1, and drain electrode Pd25 connects the source electrode Ps26 of the 26 PMOS pipe, and source electrode Ps25 connects power vd D; The grid Pg26 of the 26 PMOS pipe connects cn2, and the drain electrode Nd25 that drain electrode Pd26 connects the 25 NMOS pipe is as another output s0r from latch, and source electrode Ps26 connects Pd25; The grid Pg27 of the 27 PMOS pipe connects Pd24, and drain electrode Pd27 connects the drain electrode Nd27 of the 27 NMOS pipe and as another output s1 from latch, source electrode Ps27 connects power vd D; The grid Pg28 of the 28 PMOS pipe connects Pd26, and the drain electrode Nd28 that drain electrode Pd28 connects the 28 NMOS pipe is as another output s1r from latch, and source electrode Ps28 connects power vd D; The grid Pg29 of the 29 PMOS pipe connects Pd28, and drain electrode Pd29 connects the source electrode Ps30 of the 30 PMOS pipe, and source electrode Ps29 connects power vd D; The grid Pg30 of the 30 PMOS pipe connects c1, and drain electrode Pd30 connects the drain electrode Nd29 of the 29 NMOS pipe and connects output s0, and source electrode Ps30 connects Pd29; The grid Pg31 of the 31 PMOS pipe connects Pd27, and drain electrode Pd31 connects the source electrode Ps32 of the 32 PMOS pipe, and source electrode Ps31 connects power vd D; The grid Pg32 of the 32 PMOS pipe connects c2, and drain electrode Pd32 connects the drain electrode Nd31 of the 31 NMOS pipe and connects output s0r, and source electrode Ps32 connects Pd31; The grid Ng23 of the 23 NMOS pipe connects c1, and drain electrode Nd23 connects Pd24, and source electrode Ns23 connects the drain electrode Nd24 of the 24 NMOS pipe; The grid Ng24 of the 24 NMOS pipe connects m1, and drain electrode Nd24 connects Ns23, source electrode Ns24 ground connection VSS; The grid Ng25 of the 25 NMOS pipe connects c2, and drain electrode Nd25 connects Pd26, and source electrode Ns25 connects the drain electrode Nd26 of the 26 NMOS pipe; The grid Ng26 of the 26 NMOS pipe connects m1r, and drain electrode Nd26 connects Ns25, source electrode Ns26 ground connection VSS; The grid Ng27 of the 27 NMOS pipe connects Pd26, and drain electrode Nd27 connects Pd27, source electrode Ns27 ground connection VSS; The grid Ng28 of the 28 NMOS pipe connects Pd24, and drain electrode Nd28 connects Pd28, source electrode Ns28 ground connection VSS; The grid Ng29 of the 29 NMOS pipe connects cn1, and drain electrode Nd29 connects Pd30, and source electrode Ns29 connects the drain electrode Nd30 of the 30 NMOS pipe; The grid Ng30 of the 30 NMOS pipe connects Pd27, and drain electrode Nd30 connects Ns29, source electrode Ns30 ground connection VSS; The grid Ng31 of the 31 NMOS pipe connects cn2, and drain electrode Nd31 connects Pd32 and output s0r, and source electrode Ns31 connects the drain electrode Nd32 of the 32 NMOS pipe; The grid Ng32 of the 32 NMOS pipe connects Pd28, and drain electrode Nd32 connects Ns31, source electrode Ns32 ground connection VSS.

The first inverter circuit has two inputs and an output, and input connects s1 and s1r, and output is QN.Inverter circuit is made up of the 33 PMOS pipe and the 33 NMOS pipe.The substrate of the 33 PMOS pipe is all connected power vd D with source electrode Ps33, the equal ground connection VSS of the substrate of the 33 NMOS pipe and source electrode Ns33.The grid Pg33 of the 33 PMOS pipe meets input s1r, and drain electrode Pd33 connects the drain electrode Nd33 of the 33 NMOS pipe the output QN as inverter.The grid Ng33 of the 33 NMOS pipe meets input s1, and drain electrode Nd33 connects Pd33.

The second inverter circuit has two inputs and an output, and input connects s0 and s0r, and output is Q.Inverter circuit is made up of the 34 PMOS pipe and the 34 NMOS pipe.The substrate of the 34 PMOS pipe is all connected power vd D with source electrode Ps34, the equal ground connection VSS of the substrate of the 34 NMOS pipe and source electrode Ns34.The grid Pg34 of the 34 PMOS pipe meets input s0, and drain electrode Pd34 connects the drain electrode Nd34 of the 34 NMOS pipe the output Q as inverter.The grid Ng34 of the 34 NMOS pipe meets input s0r, and drain electrode Nd34 connects Pd34.

Anti-single particle overturn of the present invention and anti-single particle transient state can the synchronous reset d type flip flop course of work as follows:

Clock circuit receives CK, after being cushioned, it produces cn1 and the cn2 reverse with CK by the inverter circuit forming in the middle of circuit, inverter circuit by circuit end produces and CK c1 and c2 in the same way, and cn1, cn2, c1 and c2 is passed to main latch and from latch.Reset circuit receives RN, after it is cushioned, produces the signal reverse with RN by the inverter circuit forming in the middle of circuit, produces and RN RN01 and RN02 in the same way, and RN01 and RN02 are passed to main latch by the inverter circuit of circuit end.Buffer circuits receives D, D is postponed to the D1 of rear output and D homophase, be between low period at CK, cn1 and cn2 are that high level, c1 and c2 are low level, main latch is opened, receive D and D1, and in D and D1 may with single event transient pulse carry out filtering, if now RN is high level, d type flip flop does not carry out synchronous reset, and D and D1 is cushioned to m1 and the m1r of rear output and D homophase, from latch in preservation state, do not receive m1, the m1r of main latch output, but preserve m1, the m1r that a CK trailing edge samples; If now RN is low level, d type flip flop carries out synchronous reset, does not receive D but reception data-signal " 0 ", and m1, the m1r of output are low level simultaneously.Be between high period at CK, cn1 and cn2 are that low level, c1 and c2 are high level, main latch is in preservation state, preserve m1 and the m1r of D that previous CK rising edge samples output and D homophase, open and receive output m1 and the m1r of main latch from latch, to m1 and m1r cushions and output and m1 and the anti-phase s0 of m1r and s0r and with s1 and the s1r of m1 and m1r homophase.The second inverter circuit all will receive output s0 and the s0r from latch at any time, to s0 and s0r buffering output and s0 and the anti-phase Q of s0r.The first inverter circuit all will receive output s1 and the s1r from latch at any time, to s1 and s1r buffering output and s1 and the anti-phase QN of s1r.

After reset buffer circuit postpones input signal by the C of duplication redundancy ²in MOS structure filtering RN may with single event transient pulse, and by output with the RN01 of RN homophase and RN02 sends into main latch and from latch, the control of the behavior that resets.

Adopt the present invention can reach following technique effect:

Anti-single particle overturn of the present invention and anti-single particle transient state can synchronous reset d type flip flop anti-single particle overturn and anti-single particle transient state ability be better than tradition unguyed can synchronous reset d type flip flop, time sampling reinforce can synchronous reset d type flip flop and traditional duplication redundancy reinforce can synchronous reset d type flip flop.The present invention, to unguyed can synchronous reset d type flip flop structure the transforming of tradition, has all carried out duplication redundancy reinforcing to main latch with from latch, and for main latch and from latch C ²mOS circuit improves, and separates the C of redundancy each other ²on in MOS circuit, draw PMOS pipe and pull-down NMOS pipe, improved the primary particle inversion resistant ability of the present invention.In clock circuit He before main latch, add buffer circuits, the present invention is not made a mistake under long-term single event transient pulse; By well-designed duplication redundancy path, cut off the positive feedback loop that may be caused by single event transient pulse from latch, further increase the ability of anti-single particle transient state.The standard cell lib that can synchronous reset d type flip flop be suitable for anti-single particle overturn and anti-single particle transient state and reinforces integrated circuit of anti-single particle overturn of the present invention and single-ion transient state, is applied to the fields such as Aeronautics and Astronautics.

Accompanying drawing explanation

Fig. 1 be application number be 201110323791.8 primary particle inversion resistant can synchronous reset d type flip flop overall logic structural representation.

Fig. 2 be anti-single particle overturn of the present invention and single-ion transient state can synchronous reset d type flip flop overall logic structural representation.

Fig. 3 be anti-single particle overturn of the present invention and single-ion transient state can synchronous reset d type flip flop in clock circuit structural representation.

Fig. 4 be anti-single particle overturn of the present invention and single-ion transient state can synchronous reset d type flip flop in reset circuit structural representation.

Fig. 5 be anti-single particle overturn of the present invention and single-ion transient state can synchronous reset d type flip flop in buffer circuit configuration schematic diagram.

Fig. 6 be anti-single particle overturn of the present invention and single-ion transient state can synchronous reset d type flip flop in main latch structural representation.

Fig. 7 be anti-single particle overturn of the present invention and single-ion transient state can synchronous reset d type flip flop in from latch structure schematic diagram.

Fig. 8 be anti-single particle overturn of the present invention and single-ion transient state can synchronous reset d type flip flop in the second inverter circuit structure schematic diagram.

Fig. 9 be anti-single particle overturn of the present invention and single-ion transient state can synchronous reset d type flip flop in the first inverter circuit structure schematic diagram.

Embodiment

Fig. 2 be anti-single particle overturn of the present invention and single-ion transient state can synchronous reset d type flip flop logical construction schematic diagram.The present invention is by clock circuit (as shown in Figure 3), reset circuit (as shown in Figure 4), buffer circuits (as shown in Figure 5) main latch (as shown in Figure 6), form from latch (as shown in Figure 7) and inverter circuit (as shown in Figure 8,9).Anti-single particle overturn of the present invention and anti-single particle transient state can have three inputs and two outputs by synchronous reset d type flip flop.Three inputs are respectively that CK is that clock signal input terminal, D are that data-signal input and RN are reset signal input; Output is Q and QN.Clock circuit receives CK, and CK is carried out exporting respectively c1, c2 and cn1, cn2 after buffered.Buffer circuits receives D, D is postponed to the D1 of rear output and D homophase.Main latch reception D, D1 and c1, c2, cn1, cn2 and rn01, rn02, main latch carries out after latch is processed exporting m1, m1r to D and D1 under the control of c1, c2, cn1, cn2 and rn01, rn02.Receive m1, m1r and c1, c2 and cn1, cn2 from latch, export respectively s0, s0r, s1, s1r after m1, m1r being carried out to latch processing from latch under the control of c1, c2 and cn1, cn2.The first inverter circuit receives s0, s0r, and it is carried out exporting Q after buffered, and the second inverter circuit receives s1, s1r, and it is carried out exporting QN after buffered.

As shown in Figure 3, clock circuit has an input and four outputs, and input is CK, and output is c1, c2, cn1, cn2.Clock circuit is made up of 12 PMOS and ten four NMOSs.The grid Pg35 of the 35 PMOS pipe connects CK, and drain electrode Pd35 connects the drain electrode Nd35 of the 35 NMOS pipe; The grid Pg36 of the 36 PMOS pipe connects the drain electrode Pd35 of the 35 PMOS pipe, and drain electrode Pd36 connects the drain electrode Nd36 of the 36 NMOS pipe, and source electrode Ps36 connects power vd D; The grid Pg37 of the 37 PMOS pipe connects the drain electrode Pd36 of the 36 PMOS pipe, and drain electrode Pd37 connects the drain electrode Nd37 of the 37 NMOS pipe, and source electrode Ps37 connects power vd D; The grid Pg38 of the 38 PMOS pipe connects the drain electrode Pd37 of the 37 PMOS pipe, and drain electrode Pd38 connects the drain electrode Nd38 of the 38 NMOS pipe, and source electrode Ps38 connects power vd D; The grid Pg39 of the 39 PMOS pipe connects CK, and drain electrode Pd39 connects the source electrode Ps40 of the 40 PMOS pipe, and source electrode Ps39 connects VDD; The grid Pg40 of the 40 PMOS pipe connects the drain electrode Pd38 of the 38 PMOS pipe, and drain electrode Pd40 connects the drain electrode Nd39 of the 39 NMOS pipe, and as an output cn1 of clock circuit, source electrode Ps40 connects Pd39; The grid Pg41 of the 41 PMOS pipe connects CK, and drain electrode Pd41 connects the source electrode Ps42 of the 42 PMOS pipe, and source electrode Ps41 connects VDD; The grid Pg42 of the 42 PMOS pipe connects the drain electrode Pd38 of the 38 PMOS pipe, and drain electrode Pd42 connects the drain electrode Nd41 of the 41 NMOS pipe; The grid Pg43 of the 43 PMOS pipe connects the grid Ng43 of the 43 NMOS pipe and the grid Ng47 of the 47 NMOS pipe an output c1 as clock circuit, drain electrode Pd43 connects the drain electrode Pd40 of the 40 PMOS pipe, and as an output cn1 of clock circuit, source electrode Ps43 connects VDD; The grid Pg44 of the 44 PMOS pipe connects the grid Ng44 of the 44 NMOS pipe an output c2 as clock circuit, drain electrode Pd44 connects the drain electrode Nd44 of the 44 NMOS pipe an output cn2 as clock circuit, and source electrode Ps44 connects VDD; The grid Pg45 of the 45 PMOS pipe connects output cn1, and drain electrode Pd45 connects output c1, and source electrode Ps45 connects VDD; The grid Pg46 of the 46 PMOS pipe connects output cn2, and drain electrode Pd46 connects output c2, and source electrode Ps46 connects VDD; The grid Ng35 of the 35 NMOS pipe connects CK, and drain electrode Nd35 connects the drain electrode Pd35 of the 35 PMOS pipe; The grid Ng36 of the 36 NMOS pipe connects the drain electrode Nd35 of the 35 NMOS pipe, and drain electrode Nd36 connects the drain electrode Pd36 of the 36 PMOS pipe, and source electrode Ns36 connects VSS; The grid Ng37 of the 37 NMOS pipe connects the drain electrode Nd36 of the 36 NMOS pipe, and drain electrode Nd37 connects the drain electrode Pd37 of the 37 PMOS pipe, and source electrode Ns37 connects VSS; The grid Ng38 of the 38 NMOS pipe connects the drain electrode Nd37 of the 37 NMOS pipe, and drain electrode Nd38 connects the drain electrode Pd38 of the 38 PMOS pipe, and source electrode Ns38 connects VSS; The grid Ng39 of the 39 NMOS pipe connects the drain electrode Nd38 of the 38 NMOS pipe, and source electrode Ns39 connects the drain electrode Nd40 of the 40 NMOS pipe, and drain electrode connects cn1; The grid Ng40 of the 40 NMOS pipe connects CK, and drain electrode Nd40 connects the source electrode Nd39 of the 39 NMOS pipe, and source electrode Ns40 connects VSS; The grid Ng41 of the 41 NMOS pipe connects the drain electrode Nd38 of the 38 NMOS pipe, and source electrode Ns41 connects the drain electrode Nd42 of the 42 NMOS pipe, and drain electrode connects cn2; The grid Ng42 of the 42 NMOS pipe connects CK, and drain electrode Nd42 connects the source electrode Ns41 of the 41 NMOS pipe, and source electrode Ns42 connects VSS; The grid Ng43 of the 43 NMOS pipe connects output c1, and drain electrode Nd43 connects output cn1, and source electrode Ns43 connects the drain electrode Nd47 of the 47 NMOS pipe; The grid Ng44 of the 44 NMOS pipe connects output c2, and drain electrode Nd44 connects output cn2, and source electrode Ns44 connects the drain electrode Nd48 of the 48 NMOS pipe; The grid Ng45 of the 45 NMOS pipe connects output cn1, and drain electrode Nd45 connects output c1, and source electrode Ns45 connects VSS; The grid Ng46 of the 46 NMOS pipe connects output cn2, and drain electrode Nd46 connects output c2, and source electrode Ns46 connects VSS; The drain electrode Nd47 of the 47 NMOS pipe connects the source electrode Ns43 of the 43 NMOS pipe, and grid Ng47 connects output c1, and source electrode Ns47 connects VSS; The drain electrode Nd48 of the 48 NMOS pipe connects the source electrode Ns44 of the 44 NMOS pipe, and grid Ng48 connects output c2, and source electrode Ns48 connects VSS.

As shown in Figure 4, reset circuit has an input and two outputs, and input is RN, and output is rn01, rn02.Reset circuit is made up of ten PMOS and ten NMOS.The grid Pg47 of the 47 PMOS pipe connects RN, and drain electrode Pd47 connects the drain electrode Nd49 of the 49 NMOS pipe, and source electrode Ps47 connects VDD; The grid Pg48 of the 48 PMOS pipe connects the drain electrode Pd47 of the 47 PMOS pipe, and drain electrode Pd48 connects the drain electrode Nd50 of the 50 NMOS pipe, and source electrode Ps48 connects power vd D; The grid Pg49 of the 49 PMOS pipe connects the drain electrode Pd48 of the 48 PMOS pipe, and drain electrode Pd49 connects the drain electrode Nd51 of the 51 NMOS pipe, and source electrode Ps49 connects power vd D; The grid Pg50 of the 50 PMOS pipe connects the drain electrode Pd49 of the 49 PMOS pipe, and drain electrode Pd50 connects the drain electrode Nd52 of the 52 NMOS pipe, and source electrode Ps50 connects power vd D; The grid Pg51 of the 51 PMOS pipe connects RN, and drain electrode Pd51 connects the source electrode Ps52 of the 52 PMOS pipe, and source electrode Ps51 connects VDD; The grid Pg52 of the 52 PMOS pipe connects the drain electrode Pd50 of the 50 PMOS pipe, and drain electrode Pd52 connects the drain electrode Nd53 of the 53 NMOS pipe; The grid Pg53 of the 53 PMOS pipe connects RN, and drain electrode Pd53 connects the source electrode Ps54 of the 54 PMOS pipe, and source electrode Ps53 connects VDD; The grid Pg54 of the 54 PMOS pipe connects the drain electrode Pd50 of the 50 PMOS pipe, and drain electrode Pd54 connects the drain electrode Nd55 of the 55 NMOS pipe; The grid Pg55 of the 55 PMOS pipe connects the drain electrode Nd53 of the 53 NMOS pipe, and drain electrode Pd55 connects the drain electrode Nd57 of the 57 NMOS pipe an output rn01 as reset circuit, and source electrode Ps55 connects VDD; The grid Pg56 of the 56 PMOS pipe connects the drain electrode Pd54 of the 54 PMOS pipe, and drain electrode Pd56 connects the 58 NMOS pipe drain electrode Nd58 an output rn02 as reset circuit; The grid Ng49 of the 49 NMOS pipe connects RN, and drain electrode Nd49 connects the drain electrode Pd47 of the 47 PMOS pipe, and source electrode Ns49 connects VSS; The grid Ng50 of the 50 NMOS pipe connects the drain electrode Nd49 of the 49 NMOS pipe, and drain electrode Nd50 connects the drain electrode Pd48 of the 48 PMOS pipe, and source electrode Ns50 connects VSS; The grid Ng51 of the 51 NMOS pipe connects the drain electrode Nd50 of the 50 NMOS pipe, and drain electrode Nd51 connects the drain electrode Pd49 of the 49 PMOS pipe, and source electrode Ns51 connects VSS; The grid Ng52 of the 52 NMOS pipe connects the drain electrode Nd51 of the 51 NMOS pipe, and drain electrode Nd52 connects the drain electrode Pd50 of the 50 PMOS pipe, and source electrode Ns52 connects VSS; The grid Ng53 of the 53 NMOS pipe connects the drain electrode Nd52 of the 52 NMOS pipe, and source electrode Ns53 connects the drain electrode Nd54 of the 54 NMOS pipe, and drain electrode connects the drain electrode Pd52 of the 52 PMOS pipe; The grid Ng54 of the 54 NMOS pipe connects RN, and drain electrode Nd54 connects the source electrode Ns53 of the 53 NMOS pipe, and source electrode Ns54 connects VSS; The grid Ng55 of the 55 NMOS pipe connects the drain electrode Nd52 of the 52 NMOS pipe, and source electrode Ns55 connects the drain electrode Nd56 of the 56 NMOS pipe, and drain electrode connects the grid Pg56 of the 56 PMOS pipe; The grid Ng56 of the 56 NMOS pipe connects RN, and drain electrode Nd56 connects the source electrode Ns55 of the 55 NMOS pipe, and source electrode Ns56 connects VSS; The grid Ng57 of the 57 NMOS pipe connects the grid Pg55 of the 55 PMOS pipe, and drain electrode Nd57 connects the drain electrode Pd55 of the 55 PMOS pipe and connects output rn01, and source electrode Ns57 connects VSS; The grid Ng58 of the 58 NMOS pipe connects the grid Pg56 of the 56 PMOS pipe, and drain electrode Nd58 connects the 56 PMOS pipe drain electrode Pd56 and connects output rn02, and source electrode Ns58 connects VSS;

As shown in Figure 5, buffer circuits has an input and an output, and input is D, and output is D1.Buffer circuit is made up of eight PMOS pipes and eight NMOS pipes, and in buffer circuit, the substrate of all PMOS pipes connects power vd D, the substrate ground connection VSS of all NMOS pipes.The grid Pg1 of the one PMOS pipe connects input D and is connected with the grid Ng1 of a NMOS pipe, and drain electrode Pd1 connects the drain electrode Ng1 of a NMOS pipe, and source electrode Ps1 connects VDD; The grid Pg2 of the 2nd PMOS pipe connects the drain electrode Pd1 of a PMOS pipe, and drain electrode Pd2 connects the drain electrode Nd2 of the 2nd NMOS pipe, and source electrode Ps2 connects VDD; The grid Pg3 of the 3rd PMOS pipe connects the drain electrode Pd2 of the 2nd PMOS pipe, and drain electrode Pd3 connects the drain electrode Nd3 of the 3rd NMOS pipe, and source electrode Ps3 connects VDD; The grid Pg4 of the 4th PMOS pipe connects the drain electrode Pd3 of the 3rd PMOS pipe, and drain electrode Pd4 connects the drain electrode Nd4 of the 4th NMOS pipe, and source electrode Ps4 connects VDD; The grid Pg5 of the 5th PMOS pipe connects the drain electrode Pd4 of the 4th PMOS pipe, and drain electrode Pd5 connects the drain electrode Nd5 of the 5th NMOS pipe, and source electrode Ps5 connects VDD; The grid Pg6 of the 6th PMOS pipe connects the drain electrode Pd5 of the 5th PMOS pipe, and drain electrode Pd6 connects the drain electrode Nd6 of the 6th NMOS pipe, and source electrode Ps6 connects VDD; The grid Pg7 of the 7th PMOS pipe connects the drain electrode Pd6 of the 6th PMOS pipe, and drain electrode Pd7 connects the drain electrode Nd7 of the 7th NMOS pipe, and source electrode Ps7 connects VDD; The grid Pg8 of the 8th PMOS pipe connects the drain electrode Pd7 of the 7th PMOS pipe, and drain electrode Pd8 connects the drain electrode Nd8 of the 8th NMOS pipe the output D1 as buffer, and source electrode Ps8 connects VDD; The grid Ng1 of the one NMOS pipe connects Pg1, and drain electrode Nd1 connects Pd1, and source electrode Ns1 connects VSS; The grid Ng2 of the 2nd NMOS pipe connects the drain electrode Nd1 of a NMOS pipe, and drain electrode Nd2 connects Pd2, and source electrode Ns2 connects VSS; The grid Ng3 of the 3rd NMOS pipe connects the drain electrode Nd2 of the 2nd NMOS pipe, and drain electrode Nd3 connects Pd3, and source electrode Ns3 connects VSS; The grid Ng4 of the 4th NMOS pipe connects the drain electrode Nd3 of the 3rd NMOS pipe, and drain electrode Nd4 connects Pd4, and source electrode Ns4 connects VSS; The grid Ng5 of the 5th NMOS pipe connects the drain electrode Nd4 of the 4th NMOS pipe, and drain electrode Nd5 connects Pd5, and source electrode Ns5 connects VSS; The grid Ng6 of the 6th NMOS pipe connects the drain electrode Nd5 of the 5th NMOS pipe, and drain electrode Nd6 connects Pd6, and source electrode Ns6 connects VSS; The grid Ng7 of the 7th NMOS pipe connects the drain electrode Nd6 of the 6th NMOS pipe, and drain electrode Nd7 connects Pd7, and source electrode Ns7 connects VSS; The grid Ng8 of the 8th NMOS pipe connects the drain electrode Nd7 of the 7th NMOS pipe, and drain electrode Nd8 connects Pd8, and source electrode Ns8 connects VSS.

As shown in Figure 6, main latch has eight inputs and two outputs, input and D, and D1, c1, c2, cn1, cn2, rn01, rn02 is connected; Output is m1, m1r.Main latch is made up of 14 PMOS and ten four NMOSs, and in main latch, the substrate of all PMOS pipes connects power vd D, the substrate ground connection VSS of all NMOS pipes.The grid Pg9 of the 9th PMOS connects D, and drain electrode connects the source electrode Ps10 of the tenth PMOS, and source electrode Ps9 connects VDD; The grid Pg10 of the tenth PMOS connects D1, and source electrode Ps10 connects the drain electrode Pd9 of the 9th PMOS pipe, and drain electrode Pd10 connects the source electrode Ps11 of the 11 PMOS pipe; The grid Pg11 of the 11 PMOS pipe connects c1, and source electrode Ps11 connects the drain electrode Pd10 of the tenth PMOS pipe, and drain electrode Pd11 connects the 9th NMOS drain electrode Nd9; The grid Pg12 of the 12 PMOS connects rn01, and drain electrode Pd12 connects the source electrode Ps11 of the 11 PMOS, and source electrode Ps12 connects VDD; The grid Pg13 of the 13 PMOS connects D, and source electrode Ps13 connects VDD, and drain electrode Pd13 connects the source electrode Ps14 of the 14 PMOS pipe; The grid Pg14 of the 14 PMOS pipe connects D1, and source electrode Ps14 connects the drain electrode Pd13 of the 13 PMOS pipe, and drain electrode Pd14 connects the 15 pmos source Ps15; The grid Pg15 of the 15 PMOS connects c2, and drain electrode Pd15 connects the drain electrode Nd13 of the 13 NMOS pipe, and source electrode Ps15 connects the drain electrode Pd14 of the 14 PMOS pipe; The grid Pg16 of the 16 PMOS connects rn02, and drain electrode Pd16 connects the source electrode Ps15 of the 15 PMOS pipe, and source electrode Ps16 connects VDD; The 17 gate pmos utmost point Pg17 connects the drain electrode Pd11 of the 11 PMOS pipe, and drain electrode Pd17 connects the drain electrode Pd17 of the 17 NMOS pipe and as an output m1r, source electrode Ps17 connects VDD; The grid Pg18 of the 18 PMOS pipe connects the drain electrode Pd15 of the 15 PMOS, and drain electrode Pd18 connects the drain electrode Nd18 of the 18 NMOS pipe and as an output m1, source electrode Ps18 connects VDD; The grid Pg19 of the 19 PMOS pipe connects the drain electrode Pd18 of the 18 PMOS pipe, also connects output m1 simultaneously, and drain electrode Pd19 connects the source electrode Ps20 of the 20 PMOS pipe, and source electrode Ps19 connects VDD; The grid Pg20 of the 20 PMOS pipe connects cn1, and drain electrode Pd20 connects the drain electrode Nd19 of the 19 NMOS pipe, and source electrode Ps20 connects Pd19; The grid Pg21 of the 21 PMOS pipe connects the drain electrode Pd17 of the 17 PMOS pipe, also connects output m1r simultaneously, and drain electrode Pd21 connects the source electrode Ps22 of the 22 PMOS pipe, and source electrode Ps21 connects VDD; The grid Pg22 of the 22 PMOS pipe connects cn2, and drain electrode Pd22 connects the drain electrode Nd21 of the 21 NMOS pipe and is connected to Pd15, and source electrode Ps22 connects the 21 PMOS drain electrode Pd21; The grid Ng9 of the 9th NMOS pipe connects cn1, and source electrode Ns9 connects the drain electrode Nd10 of the tenth NMOS pipe, and drain electrode Nd9 connects the drain electrode Pd11 of the 11 PMOS pipe; The grid Ng10 of the tenth NMOS pipe connects D1, and drain electrode Nd10 connects the source electrode Ns9 of the 9th NMOS pipe, and source electrode Ns10 connects Nd11; The grid Ng11 of the 11 NMOS pipe connects input D, and drain electrode Nd11 connects Ns10, and source electrode Ns11 connects Nd12; The grid Ng12 of the 12 NMOS pipe connects rn02, and source electrode Ns12 connects VSS, and drain electrode Nd12 connects the source electrode Ns11 of the 11 NMOS pipe; The grid Ng13 of the 13 NMOS pipe connects cn2, and drain electrode Nd13 connects the drain electrode Pd15 of the 15 PMOS pipe, and source electrode Ns13 connects Nd14; The grid Ng14 of the 14 NMOS pipe connects input D1, and drain electrode Nd14 connects Ns13, and source electrode Ns14 connects Nd15; The grid Ng15 of the 15 NMOS pipe connects D, and drain electrode Nd15 connects the source electrode Ns14 of the 14 NMOS pipe, and source electrode Ns15 connects Nd16; The grid Ng16 of the 16 NMOS pipe connects rn01, and drain electrode Nd16 connects Ns15, and source electrode Ns16 connects VSS; The grid Ng17 of the 17 NMOS pipe connects the drain electrode Nd13 of the 13 NMOS pipe, and drain electrode Nd17 connects the drain electrode Pd17 of the 17 PMOS pipe, and source electrode Ns17 connects VSS; The grid Ng18 of the 18 NMOS pipe connects the drain electrode Pd11 of the 11 PMOS pipe, and drain electrode Nd18 connects Pd18, and source electrode connects VSS; The grid Ng19 of the 19 NMOS pipe connects input c1, and drain electrode Nd19 connects the drain electrode Pd20 of the 20 PMOS pipe, and source electrode Ns19 connects the drain electrode Nd20 of the 20 NMOS pipe; The grid Ng20 of the 20 NMOS pipe connects the drain electrode Nd17 of the 17 NMOS pipe, connects m1r simultaneously, and drain electrode Nd20 connects Ns19, and source electrode Ns20 connects VSS.The grid Ng21 of the 21 NMOS pipe connects c2, and drain electrode Nd21 connects the Pd22 of the 22 pipe, and source electrode Ns21 connects Nd22; The grid Ng22 of the 22 NMOS pipe connects the drain electrode Nd18 of the 18 NMOS pipe, connects m1 simultaneously, and drain electrode Nd22 connects Ns21, and source electrode connects VSS.

As shown in Figure 7, there are six inputs and four outputs from latch, input and c1, c2, cn1, cn2, m1, m1r is connected; Output is s0, s0r, s1, s1r.Be made up of ten PMOS pipes and ten NMOS pipes from latch, from latch, the substrate of all PMOS pipes connects power vd D, the substrate ground connection VSS of all NMOS pipes.The grid Pg23 of the 23 PMOS pipe connects m1r, and drain electrode Pd23 connects the source electrode Ps24 of the 24 PMOS pipe, and source electrode Ps23 connects power vd D; The grid Pg24 of the 24 PMOS pipe connects cn1, and drain electrode Pd24 connects the drain electrode Nd23 of the 23 NMOS pipe and as an output s0 from latch, source electrode Ps24 connects Pd23; The grid Pg25 of the 25 PMOS pipe connects m1, and drain electrode Pd25 connects the source electrode Ps26 of the 26 PMOS pipe, and source electrode Ps25 connects power vd D; The grid Pg26 of the 26 PMOS pipe connects cn2, and the drain electrode Nd25 that drain electrode Pd26 connects the 25 NMOS pipe is as another output s0r from latch, and source electrode Ps26 connects Pd25; The grid Pg27 of the 27 PMOS pipe connects Pd24, and drain electrode Pd27 connects the drain electrode Nd27 of the 27 NMOS pipe and as another output s1 from latch, source electrode Ps27 connects power vd D; The grid Pg28 of the 28 PMOS pipe connects Pd26, and the drain electrode Nd28 that drain electrode Pd28 connects the 28 NMOS pipe is as another output s1r from latch, and source electrode Ps28 connects power vd D; The grid Pg29 of the 29 PMOS pipe connects Pd28, and drain electrode Pd29 connects the source electrode Ps30 of the 30 PMOS pipe, and source electrode Ps29 connects power vd D; The grid Pg30 of the 30 PMOS pipe connects c1, and drain electrode Pd30 connects the drain electrode Nd29 of the 29 NMOS pipe and connects output s0, and source electrode Ps30 connects Pd29; The grid Pg31 of the 31 PMOS pipe connects Pd27, and drain electrode Pd31 connects the source electrode Ps32 of the 32 PMOS pipe, and source electrode Ps31 connects power vd D; The grid Pg32 of the 32 PMOS pipe connects c2, and drain electrode Pd32 connects the drain electrode Nd31 of the 31 NMOS pipe and connects output s0r, and source electrode Ps32 connects Pd31; The grid Ng23 of the 23 NMOS pipe connects c1, and drain electrode Nd23 connects Pd24, and source electrode Ns23 connects the drain electrode Nd24 of the 24 NMOS pipe; The grid Ng24 of the 24 NMOS pipe connects m1, and drain electrode Nd24 connects Ns23, source electrode Ns24 ground connection VSS; The grid Ng25 of the 25 NMOS pipe connects c2, and drain electrode Nd25 connects Pd26, and source electrode Ns25 connects the drain electrode Nd26 of the 26 NMOS pipe; The grid Ng26 of the 26 NMOS pipe connects m1r, and drain electrode Nd26 connects Ns25, source electrode Ns26 ground connection VSS; The grid Ng27 of the 27 NMOS pipe connects Pd26, and drain electrode Nd27 connects Pd27, source electrode Ns27 ground connection VSS; The grid Ng28 of the 28 NMOS pipe connects Pd24, and drain electrode Nd28 connects Pd28, source electrode Ns28 ground connection VSS; The grid Ng29 of the 29 NMOS pipe connects cn1, and drain electrode Nd29 connects Pd30, and source electrode Ns29 connects the drain electrode Nd30 of the 30 NMOS pipe; The grid Ng30 of the 30 NMOS pipe connects Pd27, and drain electrode Nd30 connects Ns29, source electrode Ns30 ground connection VSS; The grid Ng31 of the 31 NMOS pipe connects cn2, and drain electrode Nd31 connects Pd32 and output s0r, and source electrode Ns31 connects the drain electrode Nd32 of the 32 NMOS pipe; The grid Ng32 of the 32 NMOS pipe connects Pd28, and drain electrode Nd32 connects Ns31, source electrode Ns32 ground connection VSS.

As shown in Figure 8, the second inverter circuit has two inputs and an output, and input connects s0 and s0r, and output is Q.Inverter circuit is made up of the 34 PMOS pipe and the 34 NMOS pipe.The substrate of the 34 PMOS pipe is all connected power vd D with source electrode Ps34, the equal ground connection VSS of the substrate of the 34 NMOS pipe and source electrode Ns34.The grid Pg34 of the 34 PMOS pipe meets input s0, and drain electrode Pd34 connects the drain electrode Nd34 of the 34 NMOS pipe the output Q as inverter.The grid Ng34 of the 34 NMOS pipe meets input s0r, and drain electrode Nd34 connects Pd34.

As shown in Figure 9, the first inverter circuit has two inputs and an output, and input connects _s1 and s1r, output is QN.Inverter circuit is made up of the 33 PMOS pipe and the 33 NMOS pipe.The substrate of the 33 PMOS pipe is all connected power vd D with source electrode Ps33, the equal ground connection VSS of the substrate of the 33 NMOS pipe and source electrode Ns33.The grid Pg33 of the 33 PMOS pipe meets input s1r, and drain electrode Pd33 connects the drain electrode Nd33 of the 33 NMOS pipe the output QN as inverter.The grid Ng33 of the 33 NMOS pipe meets input s1, and drain electrode Nd33 connects Pd33.。

The H-13 of Beijing Institute of Atomic Energy tandem accelerator can produce LET value and be respectively 2.88MeVcm ²/ mg, 8.62MeVcm ²/ mg, 12.6MeVcm ²/ mg and 17.0MeVcm ²four kinds of ground heavy ion irradiation test environments of/mg.By unguyed the tradition in normal operating conditions can synchronous reset d type flip flop, traditional duplication redundancy reinforce can synchronous reset d type flip flop, time sampling reinforce can synchronous reset d type flip flop, the application number Chinese patent that is 201110323795.6 propose primary particle inversion resistant can synchronous reset d type flip flop and anti-single particle overturn of the present invention and single-ion transient state can be connected respectively the output of 1000 grades of identical reverser chains the clock frequency work with 40MHz by synchronous reset d type flip flop, the input of 1000 grades of reverser chains connects low level.The LET value that foregoing circuit is placed in to the generation of the H-13 of Beijing Institute of Atomic Energy tandem accelerator is respectively 2.88MeVcm ²/ mg, 8.62MeVcm ²/ mg, 12.6MeVcm ²/ mg and 21.3MeVcm ²in the ground heavy ion irradiation test environment of/mg, add up in the heavy ion irradiation process of each LET respectively the number of times of the output that can synchronous reset d type flip flop makes a mistake.The total fluence of heavy ion irradiation of every kind of LET is 10 ⁷ion/cm ².Table 1 for the ground heavy particle irradiation that uses the H-13 of Beijing Institute of Atomic Energy tandem accelerator to carry out test the tradition that obtains unguyed can synchronous reset d type flip flop, what tradition duplication redundancy was reinforced can synchronous reset d type flip flop, what time sampling was reinforced can synchronous reset d type flip flop, application number is that 201110323795.6 Chinese patent proposes primary particle inversion resistant can synchronous reset d type flip flop and the present invention is primary particle inversion resistant can be respectively 2.88MeVcm in LET value by synchronous reset d type flip flop ²/ mg, 8.62MeVcm ²/ mg, 12.6MeVcm ²/ mg and 21.3MeVcm ²the number of times of exporting makes a mistake in the ground heavy ion irradiation process of/mg.The total fluence of heavy ion irradiation of every kind of LET is 10 ⁷ion/cm ².Can find out from the statistics of table 1, anti-single particle overturn of the present invention and single-ion transient state ability be better than tradition unguyed can synchronous reset d type flip flop, time sampling reinforce can synchronous reset d type flip flop, the application number Chinese patent that is 201110323795.6 propose primary particle inversion resistant can synchronous reset d type flip flop and traditional duplication redundancy reinforce can synchronous reset d type flip flop, be suitable for anti-single particle overturn and single-ion transient state and reinforce the standard cell lib of integrated circuit, be applied to the fields such as Aeronautics and Astronautics.

Table 1

Claims (8)

1. Anti-single particle overturn and single-ion transient state can synchronous reset d type flip flop, comprise clock circuit, main latch, from latch, the first inverter circuit, the second inverter circuit, what it is characterized in that anti-single particle overturn and single-ion transient state can also comprise buffer circuits, reset circuit by synchronous reset d type flip flop; Main latch and from latch be redundancy reinforce latch; Main latch and from series connection before and after latch, and be all connected with clock circuit; Main latch is also connected with buffer circuits, reset circuit, is also connected with the first inverter circuit, the second Nverter circuit from latch; There are three inputs and two outputs; Three inputs are respectively clock signal input terminal CK, data-signal input D and the RESET input RN; Output is Q and QN.
2. Anti-single particle overturn as claimed in claim 1 and single-ion transient state can synchronous reset d type flip flop, it is characterized in that described clock circuit has an input and four outputs, input is CK, output is c1, c2, cn1, cn2; Clock circuit is made up of 12 PMOS and ten four NMOSs; The grid Pg35 of the 35 PMOS pipe connects CK, and drain electrode Pd35 connects the drain electrode Nd35 of the 35 NMOS pipe; The grid Pg36 of the 36 PMOS pipe connects the drain electrode Pd35 of the 35 PMOS pipe, and drain electrode Pd36 connects the drain electrode Nd36 of the 36 NMOS pipe, and source electrode Ps36 connects power vd D; The grid Pg37 of the 37 PMOS pipe connects the drain electrode Pd36 of the 36 PMOS pipe, and drain electrode Pd37 connects the drain electrode Nd37 of the 37 NMOS pipe, and source electrode Ps37 connects power vd D; The grid Pg38 of the 38 PMOS pipe connects the drain electrode Pd37 of the 37 PMOS pipe, and drain electrode Pd38 connects the drain electrode Nd38 of the 38 NMOS pipe, and source electrode Ps38 connects power vd D; The grid Pg39 of the 39 PMOS pipe connects CK, and drain electrode Pd39 connects the source electrode Ps40 of the 40 PMOS pipe, and source electrode Ps39 connects VDD; The grid Pg40 of the 40 PMOS pipe connects the drain electrode Pd38 of the 38 PMOS pipe, and drain electrode Pd40 connects the drain electrode Nd39 of the 39 NMOS pipe, and as an output cn1 of clock circuit, source electrode Ps40 connects Pd39; The grid Pg41 of the 41 PMOS pipe connects CK, and drain electrode Pd41 connects the source electrode Ps42 of the 42 PMOS pipe, and source electrode Ps41 connects VDD; The grid Pg42 of the 42 PMOS pipe connects the drain electrode Pd38 of the 38 PMOS pipe, and drain electrode Pd42 connects the drain electrode Nd41 of the 41 NMOS pipe; The grid Pg43 of the 43 PMOS pipe connects the grid Ng43 of the 43 NMOS pipe and the grid Ng47 of the 47 NMOS pipe an output c1 as clock circuit, drain electrode Pd43 connects the drain electrode Pd40 of the 40 PMOS pipe, and as an output cn1 of clock circuit, source electrode Ps43 connects VDD; The grid Pg44 of the 44 PMOS pipe connects the grid Ng44 of the 44 NMOS pipe an output c2 as clock circuit, drain electrode Pd44 connects the drain electrode Nd44 of the 44 NMOS pipe an output cn2 as clock circuit, and source electrode Ps44 connects VDD; The grid Pg45 of the 45 PMOS pipe connects output cn1, and drain electrode Pd45 connects output c1, and source electrode Ps45 connects VDD; The grid Pg46 of the 46 PMOS pipe connects output cn2, and drain electrode Pd46 connects output c2, and source electrode Ps46 connects VDD; The grid Ng35 of the 35 NMOS pipe connects CK, and drain electrode Nd35 connects the drain electrode Pd35 of the 35 PMOS pipe; The grid Ng36 of the 36 NMOS pipe connects the drain electrode Nd35 of the 35 NMOS pipe, and drain electrode Nd36 connects the drain electrode Pd36 of the 36 PMOS pipe, and source electrode Ns36 connects VSS; The grid Ng37 of the 37 NMOS pipe connects the drain electrode Nd36 of the 36 NMOS pipe, and drain electrode Nd37 connects the drain electrode Pd37 of the 37 PMOS pipe, and source electrode Ns37 connects VSS; The grid Ng38 of the 38 NMOS pipe connects the drain electrode Nd37 of the 37 NMOS pipe, and drain electrode Nd38 connects the drain electrode Pd38 of the 38 PMOS pipe, and source electrode Ns38 connects VSS; The grid Ng39 of the 39 NMOS pipe connects the drain electrode Nd38 of the 38 NMOS pipe, and source electrode Ns39 connects the drain electrode Nd40 of the 40 NMOS pipe, and drain electrode connects cn1; The grid Ng40 of the 40 NMOS pipe connects CK, and drain electrode Nd40 connects the source electrode Nd39 of the 39 NMOS pipe, and source electrode Ns40 connects VSS; The grid Ng41 of the 41 NMOS pipe connects the drain electrode Nd38 of the 38 NMOS pipe, and source electrode Ns41 connects the drain electrode Nd42 of the 42 NMOS pipe, and drain electrode connects cn2; The grid Ng42 of the 42 NMOS pipe connects CK, and drain electrode Nd42 connects the source electrode Ns41 of the 41 NMOS pipe, and source electrode Ns42 connects VSS; The grid Ng43 of the 43 NMOS pipe connects output c1, and drain electrode Nd43 connects output cn1, and source electrode Ns43 connects the drain electrode Nd47 of the 47 NMOS pipe; The grid Ng44 of the 44 NMOS pipe connects output c2, and drain electrode Nd44 connects output cn2, and source electrode Ns44 connects the drain electrode Nd48 of the 48 NMOS pipe; The grid Ng45 of the 45 NMOS pipe connects output cn1, and drain electrode Nd45 connects output c1, and source electrode Ns45 connects VSS; The grid Ng46 of the 46 NMOS pipe connects output cn2, and drain electrode Nd46 connects output c2, and source electrode Ns46 connects VSS; The drain electrode Nd47 of the 47 NMOS pipe connects the source electrode Ns43 of the 43 NMOS pipe, and grid Ng47 connects output c1, and source electrode Ns47 connects VSS; The drain electrode Nd48 of the 48 NMOS pipe connects the source electrode Ns44 of the 44 NMOS pipe, and grid Ng48 connects output c2, and source electrode Ns48 connects VSS.
3. Anti-single particle overturn as claimed in claim 1 and single-ion transient state can synchronous reset d type flip flop, it is characterized in that described reset circuit has an input and two outputs, input is RN, output is rn01, rn02; Reset circuit is made up of ten PMOS and ten NMOS; The grid Pg47 of the 47 PMOS pipe connects RN, and drain electrode Pd47 connects the drain electrode Nd49 of the 49 NMOS pipe, and source electrode Ps47 connects VDD; The grid Pg48 of the 48 PMOS pipe connects the drain electrode Pd47 of the 47 PMOS pipe, and drain electrode Pd48 connects the drain electrode Nd50 of the 50 NMOS pipe, and source electrode Ps48 connects power vd D; The grid Pg49 of the 49 PMOS pipe connects the drain electrode Pd48 of the 48 PMOS pipe, and drain electrode Pd49 connects the drain electrode Nd51 of the 51 NMOS pipe, and source electrode Ps49 connects power vd D; The grid Pg50 of the 50 PMOS pipe connects the drain electrode Pd49 of the 49 PMOS pipe, and drain electrode Pd50 connects the drain electrode Nd52 of the 52 NMOS pipe, and source electrode Ps50 connects power vd D; The grid Pg51 of the 51 PMOS pipe connects RN, and drain electrode Pd51 connects the source electrode Ps52 of the 52 PMOS pipe, and source electrode Ps51 connects VDD; The grid Pg52 of the 52 PMOS pipe connects the drain electrode Pd50 of the 50 PMOS pipe, and drain electrode Pd52 connects the drain electrode Nd53 of the 53 NMOS pipe; The grid Pg53 of the 53 PMOS pipe connects RN, and drain electrode Pd53 connects the source electrode Ps54 of the 54 PMOS pipe, and source electrode Ps53 connects VDD; The grid Pg54 of the 54 PMOS pipe connects the drain electrode Pd50 of the 50 PMOS pipe, and drain electrode Pd54 connects the drain electrode Nd55 of the 55 NMOS pipe; The grid Pg55 of the 55 PMOS pipe connects the drain electrode Nd53 of the 53 NMOS pipe, and drain electrode Pd55 connects the drain electrode Nd57 of the 57 NMOS pipe an output rn01 as reset circuit, and source electrode Ps55 connects VDD; The grid Pg56 of the 56 PMOS pipe connects the drain electrode Pd54 of the 54 PMOS pipe, and drain electrode Pd56 connects the 58 NMOS pipe drain electrode Nd58 an output rn02 as reset circuit; The grid Ng49 of the 49 NMOS pipe connects RN, and drain electrode Nd49 connects the drain electrode Pd47 of the 47 PMOS pipe, and source electrode Ns49 connects VSS; The grid Ng50 of the 50 NMOS pipe connects the drain electrode Nd49 of the 49 NMOS pipe, and drain electrode Nd50 connects the drain electrode Pd48 of the 48 PMOS pipe, and source electrode Ns50 connects VSS; The grid Ng51 of the 51 NMOS pipe connects the drain electrode Nd50 of the 50 NMOS pipe, and drain electrode Nd51 connects the drain electrode Pd49 of the 49 PMOS pipe, and source electrode Ns51 connects VSS; The grid Ng52 of the 52 NMOS pipe connects the drain electrode Nd51 of the 51 NMOS pipe, and drain electrode Nd52 connects the drain electrode Pd50 of the 50 PMOS pipe, and source electrode Ns52 connects VSS; The grid Ng53 of the 53 NMOS pipe connects the drain electrode Nd52 of the 52 NMOS pipe, and source electrode Ns53 connects the drain electrode Nd54 of the 54 NMOS pipe, and drain electrode connects the drain electrode Pd52 of the 52 PMOS pipe; The grid Ng54 of the 54 NMOS pipe connects RN, and drain electrode Nd54 connects the source electrode Ns53 of the 53 NMOS pipe, and source electrode Ns54 connects VSS; The grid Ng55 of the 55 NMOS pipe connects the drain electrode Nd52 of the 52 NMOS pipe, and source electrode Ns55 connects the drain electrode Nd56 of the 56 NMOS pipe, and drain electrode connects the grid Pg56 of the 56 PMOS pipe; The grid Ng56 of the 56 NMOS pipe connects RN, and drain electrode Nd56 connects the source electrode Ns55 of the 55 NMOS pipe, and source electrode Ns56 connects VSS; The grid Ng57 of the 57 NMOS pipe connects the grid Pg55 of the 55 PMOS pipe, and drain electrode Nd57 connects the drain electrode Pd55 of the 55 PMOS pipe and connects output rn01, and source electrode Ns57 connects VSS; The grid Ng58 of the 58 NMOS pipe connects the grid Pg56 of the 56 PMOS pipe, and drain electrode Nd58 connects the 56 PMOS pipe drain electrode Pd56 and connects output rn02, and source electrode Ns58 connects VSS.
4. Anti-single particle overturn as claimed in claim 1 and single-ion transient state can synchronous reset d type flip flop, it is characterized in that described buffer circuits has an input and an output, input is D, output is D1; Buffer circuit is made up of eight PMOS pipes and eight NMOS pipes, and in buffer circuit, the substrate of all PMOS pipes connects power vd D, the substrate ground connection VSS of all NMOS pipes; The grid Pg1 of the one PMOS pipe connects input D and is connected with the grid Ng1 of a NMOS pipe, and drain electrode Pd1 connects the drain electrode Ng1 of a NMOS pipe, and source electrode Ps1 connects VDD; The grid Pg2 of the 2nd PMOS pipe connects the drain electrode Pd1 of a PMOS pipe, and drain electrode Pd2 connects the drain electrode Nd2 of the 2nd NMOS pipe, and source electrode Ps2 connects VDD; The grid Pg3 of the 3rd PMOS pipe connects the drain electrode Pd2 of the 2nd PMOS pipe, and drain electrode Pd3 connects the drain electrode Nd3 of the 3rd NMOS pipe, and source electrode Ps3 connects VDD; The grid Pg4 of the 4th PMOS pipe connects the drain electrode Pd3 of the 3rd PMOS pipe, and drain electrode Pd4 connects the drain electrode Nd4 of the 4th NMOS pipe, and source electrode Ps4 connects VDD; The grid Pg5 of the 5th PMOS pipe connects the drain electrode Pd4 of the 4th PMOS pipe, and drain electrode Pd5 connects the drain electrode Nd5 of the 5th NMOS pipe, and source electrode Ps5 connects VDD; The grid Pg6 of the 6th PMOS pipe connects the drain electrode Pd5 of the 5th PMOS pipe, and drain electrode Pd6 connects the drain electrode Nd6 of the 6th NMOS pipe, and source electrode Ps6 connects VDD; The grid Pg7 of the 7th PMOS pipe connects the drain electrode Pd6 of the 6th PMOS pipe, and drain electrode Pd7 connects the drain electrode Nd7 of the 7th NMOS pipe, and source electrode Ps7 connects VDD; The grid Pg8 of the 8th PMOS pipe connects the drain electrode Pd7 of the 7th PMOS pipe, and drain electrode Pd8 connects the drain electrode Nd8 of the 8th NMOS pipe the output D1 as buffer, and source electrode Ps8 connects VDD; The grid Ng1 of the one NMOS pipe connects Pg1, and drain electrode Nd1 connects Pd1, and source electrode Ns1 connects VSS; The grid Ng2 of the 2nd NMOS pipe connects the drain electrode Nd1 of a NMOS pipe, and drain electrode Nd2 connects Pd2, and source electrode Ns2 connects VSS; The grid Ng3 of the 3rd NMOS pipe connects the drain electrode Nd2 of the 2nd NMOS pipe, and drain electrode Nd3 connects Pd3, and source electrode Ns3 connects VSS; The grid Ng4 of the 4th NMOS pipe connects the drain electrode Nd3 of the 3rd NMOS pipe, and drain electrode Nd4 connects Pd4, and source electrode Ns4 connects VSS; The grid Ng5 of the 5th NMOS pipe connects the drain electrode Nd4 of the 4th NMOS pipe, and drain electrode Nd5 connects Pd5, and source electrode Ns5 connects VSS; The grid Ng6 of the 6th NMOS pipe connects the drain electrode Nd5 of the 5th NMOS pipe, and drain electrode Nd6 connects Pd6, and source electrode Ns6 connects VSS; The grid Ng7 of the 7th NMOS pipe connects the drain electrode Nd6 of the 6th NMOS pipe, and drain electrode Nd7 connects Pd7, and source electrode Ns7 connects VSS; The grid Ng8 of the 8th NMOS pipe connects the drain electrode Nd7 of the 7th NMOS pipe, and drain electrode Nd8 connects Pd8, and source electrode Ns8 connects VSS.
5. Anti-single particle overturn as claimed in claim 1 and single-ion transient state can synchronous reset d type flip flop, it is characterized in that described main latch has eight inputs and two outputs, input and D, D1, c1, c2, cn1, cn2, rn01, rn02 is connected; Output is m1, m1r; Main latch is made up of 14 PMOS and ten four NMOSs, and in main latch, the substrate of all PMOS pipes connects power vd D, the substrate ground connection VSS of all NMOS pipes; The grid Pg9 of the 9th PMOS connects D, and drain electrode connects the source electrode Ps10 of the tenth PMOS, and source electrode Ps9 connects VDD; The grid Pg10 of the tenth PMOS connects D1, and source electrode Ps10 connects the drain electrode Pd9 of the 9th PMOS pipe, and drain electrode Pd10 connects the source electrode Ps11 of the 11 PMOS pipe; The grid Pg11 of the 11 PMOS pipe connects c1, and source electrode Ps11 connects the drain electrode Pd10 of the tenth PMOS pipe, and drain electrode Pd11 connects the 9th NMOS drain electrode Nd9; The grid Pg12 of the 12 PMOS connects rn01, and drain electrode Pd12 connects the source electrode Ps11 of the 11 PMOS, and source electrode Ps12 connects VDD; The grid Pg13 of the 13 PMOS connects D, and source electrode Ps13 connects VDD, and drain electrode Pd13 connects the source electrode Ps14 of the 14 PMOS pipe; The grid Pg14 of the 14 PMOS pipe connects D1, and source electrode Ps14 connects the drain electrode Pd13 of the 13 PMOS pipe, and drain electrode Pd14 connects the 15 pmos source Ps15; The grid Pg15 of the 15 PMOS connects c2, and drain electrode Pd15 connects the drain electrode Nd13 of the 13 NMOS pipe, and source electrode Ps15 connects the drain electrode Pd14 of the 14 PMOS pipe; The grid Pg16 of the 16 PMOS connects rn02, and drain electrode Pd16 connects the source electrode Ps15 of the 15 PMOS pipe, and source electrode Ps16 connects VDD; The 17 gate pmos utmost point Pg17 connects the drain electrode Pd11 of the 11 PMOS pipe, and drain electrode Pd17 connects the drain electrode Pd17 of the 17 NMOS pipe and as an output m1r, source electrode Ps17 connects VDD; The grid Pg18 of the 18 PMOS pipe connects the drain electrode Pd15 of the 15 PMOS, and drain electrode Pd18 connects the drain electrode Nd18 of the 18 NMOS pipe and as an output m1, source electrode Ps18 connects VDD; The grid Pg19 of the 19 PMOS pipe connects the drain electrode Pd18 of the 18 PMOS pipe, also connects output m1 simultaneously, and drain electrode Pd19 connects the source electrode Ps20 of the 20 PMOS pipe, and source electrode Ps19 connects VDD; The grid Pg20 of the 20 PMOS pipe connects cn1, and drain electrode Pd20 connects the drain electrode Nd19 of the 19 NMOS pipe, and source electrode Ps20 connects Pd19; The grid Pg21 of the 21 PMOS pipe connects the drain electrode Pd17 of the 17 PMOS pipe, also connects output m1r simultaneously, and drain electrode Pd21 connects the source electrode Ps22 of the 22 PMOS pipe, and source electrode Ps21 connects VDD; The grid Pg22 of the 22 PMOS pipe connects cn2, and drain electrode Pd22 connects the drain electrode Nd21 of the 21 NMOS pipe and is connected to Pd15, and source electrode Ps22 connects the 21 PMOS drain electrode Pd21; The grid Ng9 of the 9th NMOS pipe connects cn1, and source electrode Ns9 connects the drain electrode Nd10 of the tenth NMOS pipe, and drain electrode Nd9 connects the drain electrode Pd11 of the 11 PMOS pipe; The grid Ng10 of the tenth NMOS pipe connects D1, and drain electrode Nd10 connects the source electrode Ns9 of the 9th NMOS pipe, and source electrode Ns10 connects Nd11; The grid Ng11 of the 11 NMOS pipe connects input D, and drain electrode Nd11 connects Ns10, and source electrode Ns11 connects Nd12; The grid Ng12 of the 12 NMOS pipe connects rn02, and source electrode Ns12 connects VSS, and drain electrode Nd12 connects the source electrode Ns11 of the 11 NMOS pipe; The grid Ng13 of the 13 NMOS pipe connects cn2, and drain electrode Nd13 connects the drain electrode Pd15 of the 15 PMOS pipe, and source electrode Ns13 connects Nd14; The grid Ng14 of the 14 NMOS pipe connects input D1, and drain electrode Nd14 connects Ns13, and source electrode Ns14 connects Nd15; The grid Ng15 of the 15 NMOS pipe connects D, and drain electrode Nd15 connects the source electrode Ns14 of the 14 NMOS pipe, and source electrode Ns15 connects Nd16; The grid Ng16 of the 16 NMOS pipe connects rn01, and drain electrode Nd16 connects Ns15, and source electrode Ns16 connects VSS; The grid Ng17 of the 17 NMOS pipe connects the drain electrode Nd13 of the 13 NMOS pipe, and drain electrode Nd17 connects the drain electrode Pd17 of the 17 PMOS pipe, and source electrode Ns17 connects VSS; The grid Ng18 of the 18 NMOS pipe connects the drain electrode Pd11 of the 11 PMOS pipe, and drain electrode Nd18 connects Pd18, and source electrode connects VSS; The grid Ng19 of the 19 NMOS pipe connects input c1, and drain electrode Nd19 connects the drain electrode Pd20 of the 20 PMOS pipe, and source electrode Ns19 connects the drain electrode Nd20 of the 20 NMOS pipe; The grid Ng20 of the 20 NMOS pipe connects the drain electrode Nd17 of the 17 NMOS pipe, connects m1r simultaneously, and drain electrode Nd20 connects Ns19, and source electrode Ns20 connects VSS; The grid Ng21 of the 21 NMOS pipe connects c2, and drain electrode Nd21 connects the Pd22 of the 22 pipe, and source electrode Ns21 connects Nd22; The grid Ng22 of the 22 NMOS pipe connects the drain electrode Nd18 of the 18 NMOS pipe, connects m1 simultaneously, and drain electrode Nd22 connects Ns21, and source electrode connects VSS.
6. Anti-single particle overturn as claimed in claim 1 and single-ion transient state can synchronous reset d type flip flop, it is characterized in that describedly having six inputs and four outputs from latch, input and c1, c2, cn1, cn2, m1, m1r is connected; Output is s0, s0r, s1, s1r; Be made up of ten PMOS pipes and ten NMOS pipes from latch, from latch, the substrate of all PMOS pipes connects power vd D, the substrate ground connection VSS of all NMOS pipes; The grid Pg23 of the 23 PMOS pipe connects m1r, and drain electrode Pd23 connects the source electrode Ps24 of the 24 PMOS pipe, and source electrode Ps23 connects power vd D; The grid Pg24 of the 24 PMOS pipe connects cn1, and drain electrode Pd24 connects the drain electrode Nd23 of the 23 NMOS pipe and as an output s0 from latch, source electrode Ps24 connects Pd23; The grid Pg25 of the 25 PMOS pipe connects m1, and drain electrode Pd25 connects the source electrode Ps26 of the 26 PMOS pipe, and source electrode Ps25 connects power vd D; The grid Pg26 of the 26 PMOS pipe connects cn2, and the drain electrode Nd25 that drain electrode Pd26 connects the 25 NMOS pipe is as another output s0r from latch, and source electrode Ps26 connects Pd25; The grid Pg27 of the 27 PMOS pipe connects Pd24, and drain electrode Pd27 connects the drain electrode Nd27 of the 27 NMOS pipe and as another output s1 from latch, source electrode Ps27 connects power vd D; The grid Pg28 of the 28 PMOS pipe connects Pd26, and the drain electrode Nd28 that drain electrode Pd28 connects the 28 NMOS pipe is as another output s1r from latch, and source electrode Ps28 connects power vd D; The grid Pg29 of the 29 PMOS pipe connects Pd28, and drain electrode Pd29 connects the source electrode Ps30 of the 30 PMOS pipe, and source electrode Ps29 connects power vd D; The grid Pg30 of the 30 PMOS pipe connects c1, and drain electrode Pd30 connects the drain electrode Nd29 of the 29 NMOS pipe and connects output s0, and source electrode Ps30 connects Pd29; The grid Pg31 of the 31 PMOS pipe connects Pd27, and drain electrode Pd31 connects the source electrode Ps32 of the 32 PMOS pipe, and source electrode Ps31 connects power vd D; The grid Pg32 of the 32 PMOS pipe connects c2, and drain electrode Pd32 connects the drain electrode Nd31 of the 31 NMOS pipe and connects output s0r, and source electrode Ps32 connects Pd31; The grid Ng23 of the 23 NMOS pipe connects c1, and drain electrode Nd23 connects Pd24, and source electrode Ns23 connects the drain electrode Nd24 of the 24 NMOS pipe; The grid Ng24 of the 24 NMOS pipe connects m1, and drain electrode Nd24 connects Ns23, source electrode Ns24 ground connection VSS; The grid Ng25 of the 25 NMOS pipe connects c2, and drain electrode Nd25 connects Pd26, and source electrode Ns25 connects the drain electrode Nd26 of the 26 NMOS pipe; The grid Ng26 of the 26 NMOS pipe connects m1r, and drain electrode Nd26 connects Ns25, source electrode Ns26 ground connection VSS; The grid Ng27 of the 27 NMOS pipe connects Pd26, and drain electrode Nd27 connects Pd27, source electrode Ns27 ground connection VSS; The grid Ng28 of the 28 NMOS pipe connects Pd24, and drain electrode Nd28 connects Pd28, source electrode Ns28 ground connection VSS; The grid Ng29 of the 29 NMOS pipe connects cn1, and drain electrode Nd29 connects Pd30, and source electrode Ns29 connects the drain electrode Nd30 of the 30 NMOS pipe; The grid Ng30 of the 30 NMOS pipe connects Pd27, and drain electrode Nd30 connects Ns29, source electrode Ns30 ground connection VSS; The grid Ng31 of the 31 NMOS pipe connects cn2, and drain electrode Nd31 connects Pd32 and output s0r, and source electrode Ns31 connects the drain electrode Nd32 of the 32 NMOS pipe; The grid Ng32 of the 32 NMOS pipe connects Pd28, and drain electrode Nd32 connects Ns31, source electrode Ns32 ground connection VSS.
7. Anti-single particle overturn as claimed in claim 1 and single-ion transient state can synchronous reset d type flip flop, it is characterized in that described the first inverter circuit has two inputs and an output, input connects s1 and s1r, output is QN; Inverter circuit is made up of the 33 PMOS pipe and the 33 NMOS pipe; The substrate of the 33 PMOS pipe is all connected power vd D with source electrode Ps33, the equal ground connection VSS of the substrate of the 33 NMOS pipe and source electrode Ns33; The grid Pg33 of the 33 PMOS pipe meets input s1r, and drain electrode Pd33 connects the drain electrode Nd33 of the 33 NMOS pipe the output QN as inverter; The grid Ng33 of the 33 NMOS pipe meets input s1, and drain electrode Nd33 connects Pd33.
8. Anti-single particle overturn as claimed in claim 1 and single-ion transient state can synchronous reset d type flip flop, it is characterized in that described the second inverter circuit has two inputs and an output, input connects s0 and s0r, output is Q; Inverter circuit is made up of the 34 PMOS pipe and the 34 NMOS pipe; The substrate of the 34 PMOS pipe is all connected power vd D with source electrode Ps34, the equal ground connection VSS of the substrate of the 34 NMOS pipe and source electrode Ns34; The grid Pg34 of the 34 PMOS pipe meets input s0, and drain electrode Pd34 connects the drain electrode Nd34 of the 34 NMOS pipe the output Q as inverter; The grid Ng34 of the 34 NMOS pipe meets input s0r, and drain electrode Nd34 connects Pd34.

Images