CN103345092B - 阵列基板及其制作方法、显示装置 - Google Patents
阵列基板及其制作方法、显示装置 Download PDFInfo
- Publication number
- CN103345092B CN103345092B CN201310284582.6A CN201310284582A CN103345092B CN 103345092 B CN103345092 B CN 103345092B CN 201310284582 A CN201310284582 A CN 201310284582A CN 103345092 B CN103345092 B CN 103345092B
- Authority
- CN
- China
- Prior art keywords
- public electrode
- common line
- auxiliary common
- array base
- base palte
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 238000002360 preparation method Methods 0.000 title abstract description 4
- 238000000034 method Methods 0.000 claims abstract description 19
- 238000004519 manufacturing process Methods 0.000 claims abstract description 11
- 229920002120 photoresistant polymer Polymers 0.000 claims description 40
- 239000002184 metal Substances 0.000 claims description 21
- 229910052751 metal Inorganic materials 0.000 claims description 21
- 230000004888 barrier function Effects 0.000 claims description 18
- 239000000758 substrate Substances 0.000 claims description 15
- 238000000059 patterning Methods 0.000 claims description 11
- 230000008569 process Effects 0.000 claims description 11
- 238000002161 passivation Methods 0.000 claims description 10
- 239000007769 metal material Substances 0.000 claims description 9
- 239000004020 conductor Substances 0.000 claims description 5
- 239000004973 liquid crystal related substance Substances 0.000 abstract description 16
- 230000015572 biosynthetic process Effects 0.000 abstract description 6
- 239000010410 layer Substances 0.000 description 59
- 210000004027 cell Anatomy 0.000 description 10
- 238000009826 distribution Methods 0.000 description 7
- 230000006641 stabilisation Effects 0.000 description 6
- 238000011105 stabilization Methods 0.000 description 6
- 230000005611 electricity Effects 0.000 description 5
- 230000005684 electric field Effects 0.000 description 4
- 239000003990 capacitor Substances 0.000 description 3
- 230000006872 improvement Effects 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 239000010409 thin film Substances 0.000 description 2
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 1
- 230000004075 alteration Effects 0.000 description 1
- 230000033228 biological regulation Effects 0.000 description 1
- 230000005540 biological transmission Effects 0.000 description 1
- 230000008859 change Effects 0.000 description 1
- 238000005056 compaction Methods 0.000 description 1
- 229910052802 copper Inorganic materials 0.000 description 1
- 239000010949 copper Substances 0.000 description 1
- 210000002858 crystal cell Anatomy 0.000 description 1
- 230000007423 decrease Effects 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 239000004744 fabric Substances 0.000 description 1
- 230000009931 harmful effect Effects 0.000 description 1
- MRNHPUHPBOKKQT-UHFFFAOYSA-N indium;tin;hydrate Chemical compound O.[In].[Sn] MRNHPUHPBOKKQT-UHFFFAOYSA-N 0.000 description 1
- 238000009413 insulation Methods 0.000 description 1
- 239000011229 interlayer Substances 0.000 description 1
- 239000000463 material Substances 0.000 description 1
- 239000011159 matrix material Substances 0.000 description 1
- 150000002739 metals Chemical class 0.000 description 1
- 230000035699 permeability Effects 0.000 description 1
- 229910052709 silver Inorganic materials 0.000 description 1
- 239000004332 silver Substances 0.000 description 1
- 238000004513 sizing Methods 0.000 description 1
- 230000001360 synchronised effect Effects 0.000 description 1
- XLYOFNOQVPJJNP-UHFFFAOYSA-N water Substances O XLYOFNOQVPJJNP-UHFFFAOYSA-N 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
- H01L27/124—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition, shape or layout of the wiring layers specially adapted to the circuit arrangement, e.g. scanning lines in LCD pixel circuits
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
- G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour
- G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour based on liquid crystals, e.g. single liquid crystal display cells
- G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
- G02F1/136—Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
- G02F1/1362—Active matrix addressed cells
- G02F1/136286—Wiring, e.g. gate line, drain line
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76802—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76877—Filling of holes, grooves or trenches, e.g. vias, with conductive material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
- H01L27/1248—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition or shape of the interlayer dielectric specially adapted to the circuit arrangement
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
- H01L27/1259—Multistep manufacturing methods
- H01L27/1288—Multistep manufacturing methods employing particular masking sequences or specially adapted masks, e.g. half-tone mask
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/417—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions carrying the current to be rectified, amplified or switched
- H01L29/41725—Source or drain electrodes for field effect devices
- H01L29/41733—Source or drain electrodes for field effect devices for thin film transistors with insulated gate
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
- G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour
- G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour based on liquid crystals, e.g. single liquid crystal display cells
- G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
- G02F1/136—Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
- G02F1/1362—Active matrix addressed cells
- G02F1/136259—Repairing; Defects
- G02F1/136272—Auxiliary lines
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
- G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour
- G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour based on liquid crystals, e.g. single liquid crystal display cells
- G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
- G02F1/136—Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
- G02F1/1362—Active matrix addressed cells
- G02F1/136286—Wiring, e.g. gate line, drain line
- G02F1/136295—Materials; Compositions; Manufacture processes
Abstract
本发明提供一种阵列基板及其制作方法、显示装置,属于液晶显示技术领域,其可解决现有的显示装置公共电极电压均一性差、电压不稳定的问题。本发明的阵列基板,包括公共电极、像素电极、多个像素单元和用于引入公共电压信号的多条公共电极线,还包括:位于所述像素单元间的至少一条辅助公共电极线,所述辅助公共电极线与公共电极线交叉设置且形成电连接。本发明的阵列基板的制作方法,包括:形成公共电极线的步骤和形成辅助公共电极线的步骤;其中,所述辅助公共电极线与公共电极线交叉设置,所述辅助公共电极线与公共电极线电连接。本发明的显示装置,包括上述阵列基板。
Description
技术领域
本发明属于液晶显示技术领域,具体涉及一种阵列基板及其制作方法、显示装置。
背景技术
目前在TFT-LCD(Thin Film Transistor-Liquid Crystal Display,薄膜晶体管液晶显示器)显示领域,随着技术的不断更新,液晶显示面板正在向着大型化迅速发展。
高级超维场转换技术(ADvanced Super Dimension Switch,AD-SDS,简称ADS),通过同一平面内狭缝电极边缘所产生的电场以及狭缝电极层与板状电极层间产生的电场形成多维电场,使液晶盒内狭缝电极间、电极正上方所有取向液晶分子都能够产生旋转,从而提高了液晶工作效率并增大了透光效率。高级超维场转换技术可以提高TFT-LCD产品的画面品质,具有高分辨率、高透过率、低功耗、宽视角、高开口率、低色差、无挤压水波纹(pushMura)等优点。
如图1所示,在ADS模式(高级超维场转换模式)的液晶显示面板的阵列基板中,任意相邻的两条栅极线1和任意相邻的两条数据线2围成的区域为一个像素单元,每个像素单元都具有对应的像素电极和板状的公共电极4(图中仅画出公共电极4,像素电极可为设于公共电极4上方的狭缝电极,且二者间设有绝缘层)。在显示模式时,通过改变栅极线1和数据线2上加载的电信号来控制像素电极的电压,并通过公共电极线3对公共电极4施加公共电压,在像素电极和公共电极4之间产生电场控制液晶翻转,实现显示功能。其中,现有的公共电极线3是沿栅极线1的方向的分布,这样分布的公共电极线3和数据线2存在的交叠电容会引起串扰(Crosstalk)现象;同时,数据线2与公共电极4之间还存在耦合电容,数据信号也会对公共电极4的电压产生串扰,影响公共电极电压的均匀性及稳定性,进而影响液晶上的实际电压差值,影响显示画面。可见,随着液晶显示面板尺寸的不断增大,液晶显示面板内的公共电极电压均一性差、电压不稳定成为影响大尺寸液晶显示面板画面品质的一个重要因素,公共电极的电压不稳定会引起面板性能的下降,如出现泛绿(Greenish)现象以及串扰(Crosstalk)现象。泛绿(Greenish)现象是指液晶显示面板在特定的显示画面下,像素电压上的数据脉冲引起的公共电极的电压的变化不能相互抵消,从而引起绿色像素的亮度增加会有颜色发绿的现象;串扰(Crosstalk)现象的产生是因为公共电极线和数据线存在交叠电容。
现有技术中,是通过设计和调整公共电极的电压电路来对公共电极进行实时调节补偿解决其电压均一性差、电压不稳定的问题的,但是这也只是对尺寸不太大的液晶显示面板有一定作用,不能解决大尺寸液晶显示面板公共电极电压均一性差、电压不稳定的问题。
发明内容
本发明所要解决的技术问题包括,针对现有的显示面板公共电极电压均一性差、电压不稳定的问题,提供一种显示面板公共电极均一性好、电压稳定的阵列基板。
解决本发明技术问题所采用的技术方案是一种阵列基板,包括公共电极、像素电极、多个像素单元和用于引入公共电压信号的多条公共电极线,还包括:位于所述像素单元间的至少一条辅助公共电极线,所述辅助公共电极线与公共电极线交叉设置且形成电连接。
优选的是,所述辅助公共电极线包括透明导电层和金属层,所述金属层位于透明导电层上方。
优选的是,所述辅助公共电极线有多条,且各相邻的辅助公共电极线间隔的像素单元数相等。
优选的是,所述公共电极为狭缝电极,所述像素电极为板状电极。
优选的是,所述公共电极为板状电极,所述像素电极为狭缝电极。
进一步优选的是,所述辅助公共电极线与所述像素电极同层,并通过过孔与所述公共电极线连接。
进一步优选的是,还包括数据线,所述辅助公共电极线位于所述数据线上方,且其与所述数据线之间设置有绝缘层。
进一步优选的是,所述绝缘层的厚度在至之间。
本发明的阵列基板通过辅助公共电极线与公共电极线形成网状的公共电极线,故其可以提升大尺寸液晶显示屏公共电极的均一性,使得公共电极均一性好、电压稳定。
本发明所要解决的技术问题还包括,针对现有的显示面板公共电极电压均一性差、电压不稳定的问题,提供一种显示面板公共电极均一性好、电压稳定的阵列基板的制作方法。
解决本发明技术问题所采用的技术方案是一种阵列基板的制作方法,所述阵列基板包括公共电极、像素电极、多个像素单元和用于引入公共电压信号的多条公共电极线,包括:形成公共电极线的步骤和形成辅助公共电极线的步骤;其中,所述辅助公共电极线与公共电极线交叉设置,并与公共电极线电连接。
优选的是,在形成辅助公共电极线之前,还包括以下步骤:
在基板上通过构图工艺形成包括公共电极和公共电极线的图形,其中公共电极为板状电极;
在完成上述步骤的基板上形成钝化层;
通过构图工艺在完成上述步骤的基板上形成包括数据线的图形;
在完成上述步骤的基板上形成绝缘层;
通过构图工艺在所述绝缘层和所述钝化层中形成过孔。
进一步优选的是,形成辅助公共电极线具体包括:
依次形成透明导电材料层、金属材料层,并在金属材料层上涂覆光刻胶层;
对光刻胶层进行曝光、显影,其中位于数据线上方区域的剩余光刻胶层厚度大于位于显示区剩余光刻胶层的厚度,且显示区和数据线上方区域间的光刻胶层被完全去除,显示区的狭缝电极的狭缝处光刻胶层被完全去除;
去除无光刻胶遮挡的金属层和透明导电层;
去除显示区剩余光刻胶层厚度的光刻胶;
去除裸露的显示区的金属层,形成狭缝电极,狭缝电极为像素电极;
去除剩余的光刻胶层,露出金属层,形成辅助公共电极线。
进一步优选的是,对光刻胶层进行曝光包括:
通过半色调掩膜板或灰阶掩膜板对光刻胶层进行曝光。
本发明的阵列基板制作方法通过所述辅助公共电极线与公共电极线交叉设置,所述辅助公共电极线与公共电极线电连接,使得辅助公共电极线与公共电极线形成网状的公共电极线,故其可以提升大尺寸液晶显示屏公共电极的均一性,使得公共电极均一性好、电压稳定。
本发明所要解决的技术问题还包括,针对现有的显示面板公共电极电压均一性差、电压不稳定的问题,提供一种公共电极均一性好、电压稳定的显示装置。
解决本发明技术问题所采用的技术方案是一种显示装置,其包括:
上述任意一种阵列基板。
本发明的显示装置的阵列基板通过网状的公共电极线给公共电极提供公共电压,故其可以提升显示装置公共电极的均一性,使得公共电极均一性好、电压稳定。
附图说明
图1为现有的ADS模式(高级超维场转换模式)阵列基板的结构示意图;
图2为本发明的实施例1的ADS模式(高级超维场转换模式)的阵列基板的结构示意图;
图3为图2沿A-A方向的剖面示意图;
图4为本发明的实施例2通过半色调掩膜板或灰度掩膜版对光刻胶层进行曝光后的结构示意图;
图5为本发明的实施例2去除无光刻胶遮挡的金属材料层和透明导电材料层后的结构示意图;
图6为本发明的实施例2去除显示区剩余光刻胶层后的结构示意图;
图7为本发明的实施例2形成狭缝电极后的结构示意图;
其中附图标记为:1、栅极线;2、数据线;3、公共电极线;4、公共电极;5、像素电极;6、辅助公共电极线;61、透明导电层;62、金属层;7、钝化层;8、绝缘层;Q1、显示区;Q2、数据线上方区域。
具体实施方式
为使本领域技术人员更好地理解本发明的技术方案,下面结合附图和具体实施方式对本发明作进一步详细描述。
实施例1:
如图2、图3所示,本实施例提供一种ADS(Advanced-Super DimensionalSwitching,高级超维场开关)模式的阵列基板,该阵列基板包括公共电极4、像素电极5、多个像素单元和用于引入公共电压信号的多条公共电极线3,优选的,所述像素电极5为狭缝电极,所述公共电极4为板状电极。图中,相邻的两条栅极线1和相邻的两条数据线2围成的区域为一个像素单元(图2中数据线2位于辅助公共电极线6下方),每个像素单元都具有对应的像素电极5和公共电极4,与公共电极4连接的是用于引入公共电压信号的多条公共电极线3,可见,公共电极线3沿栅极线1的方向的分布。
图3中,狭缝电极设于板状电极上方,且所述狭缝电极和板状电极间有钝化层7和绝缘层8。该阵列基板还包括至少一条辅助公共电极线6,优选的是,所述辅助公共电极线6与狭缝电极同层,并通过所述绝缘层8和所述钝化层7中的过孔与公共电极线3连接。
可见,所述辅助公共电极线6与公共电极线3交叉设置,形成网状的用于给公共电极4提供公共电压的整体公共电极线,可以理解的是,辅助公共电极线6和公共电极线3要电连接,具体电连接的方式可以为通过过孔电连接,也可以直接接触,根据不同的形式具体设计。
需要说明的是,由于公共电极线3和辅助公共电极线6是为了向公共电极4输入电压,故而公共电极线3和辅助公共电极线6需要与公共电极4电连接,而公共电极线3和辅助公共电极线6一般不与其他导电图案相连,故而需要设置钝化层7和绝缘层8以避免公共电极线3和辅助公共电极线6与其他导电图案的误连。
现有技术中,用于给公共电极4提供公共电压的公共电极线3是沿栅极线1的方向分布的,这样分布的公共电极线3和数据线2存在的交叠电容会引起串扰(Crosstalk)现象;同时,数据线2与公共电极4之间还存在耦合电容,数据信号也会对公共电极4的电压产生串扰,影响公共电极4电压的均匀性及稳定性,进而影响液晶上的实际电压差值,影响显示画面。而本实施例的阵列基板,在所述像素单元间增加至少一条辅助公共电极线6,且所述辅助公共电极线6与公共电极线3交叉设置,形成网状的用于给公共电极4提供公共电压的整体公共电极线,从而沿栅极线1方向分布的公共电极线3上远离输入公共电压信号一侧的电压损耗可以通过沿数据线2方向分布的辅助公共电极线6来补偿,同理,沿数据线2方向分布的辅助公共电极线6上远离输入公共电压信号一侧的电压损耗可以通过沿栅极线1方向分布的公共电极线3来补偿,因此从整体上保证了显示装置的公共电极4电压的分布的均一性和稳定性。
可以理解的是,所述辅助公共电极线6的条数和分布方式可以根据需要和公共电极4电压的均一性要求来具体设置,本发明不做限定。
优选的是,本实施例的所述辅助公共电极线6包括透明导电层61(例如氧化铟锡层)和金属层62,所述金属层62位于透明导电层61上方。
可以理解的是,金属的导电性能要好于透明导电层61的导电性能,所述辅助公共电极线6包括透明导电层61和金属层62两层,因为包括金属层62,所以降低了所述辅助公共电极线6的电阻,减少了公共电极4电压在沿所述辅助公共电极线6传输时的损耗,进一步提升了公共电极4的均一性和电压的稳定性。
所述金属层62的材料可以为铜、银等导电性能良好的金属,本发明不做限定。
优选的是,所述辅助公共电极线6位于所述数据线2上方,且其与所述数据线2之间设置有绝缘层8。
需要进一步说明的是,之所以将所述辅助公共电极线6设于所述数据线2上方,是因为此时所述辅助公共电极线6可以被数据线2上方的黑矩阵遮挡,不会影响透过率。
进一步优选的是,所述绝缘层8的厚度在至之间。
可以理解的是,所述辅助公共电极线6的存在会与数据线2形成电容对数据电压产生一定的影响,因此所述辅助公共电极线6与数据线2之间的绝缘层8的厚度就需要满足一定的条件,使得所述辅助公共电极线6与数据线2间的电容较小,从而不会对数据电压产生不良影响,优选的在至之间即可满足条件。
优选的是,所述辅助公共电极线6有多条,且各相邻的辅助公共电极线6间隔的像素单元数相等。
之所以这样设置所述辅助公共电极线6,是因为各相邻的辅助公共电极线6间隔的像素单元数相等,也就是各相邻的辅助公共电极线6间距离相等,此时形成的整体的公共电极线的网状结构的网格大小相同,整体公共电极线具有较好的均一性,可以很大程度的避免公共电压的偏移,从而进一步改善应用这种阵列基板的显示器的显示质量。
需要说明的是,本实施例中是以公共电极4为板状电极,像素电极5为狭缝电极进行举例说明的是,事实上,像素电极5为板状电极,公共电极4为狭缝电极的模式亦可。
本实施例的阵列基板,公共电极4是位于阵列基板上的,数据线2与公共电极4的间距较小,数据线2与公共电极4之间的耦合电容较大,数据信号对公共电极4的电压产生串扰问题更严重,也就使得公共电极电压不稳定的问题更严重,而通过辅助公共电极线6与公共电极线3形成网状的整体公共电极线,能有效的解决公共电极电压不稳定的问题,提升大尺寸液晶显示屏公共电极4的均一性,使得公共电极4均一性好、电压稳定。
实施例2:
本实施例提供一种阵列基板的制作方法,如图2至7所示,具体包括如下步骤:
S01、如图2所示,在基板上通过构图工艺形成包括公共电极4和公共电极线3的图形,其中,公共电极4和公共电极线3通过直接接触形成电连接;
S02、如图3所示,在完成上述步骤的基板上形成钝化层7;
S03、如图3所示,通过构图工艺在完成上述步骤的基板上形成包括数据线2的图形;
S04、如图3所示,在完成上述步骤的基板上形成绝缘层8;
通过构图工艺在所述绝缘层8和所述钝化层7中形成过孔。
上述几步可以根据不同的需要具体设定,例如,其中还可包括形成栅极、源极、漏极、栅极线、栅绝缘层、有源区等的步骤,本发明不做限定。
S05、形成辅助公共电极线6的步骤;
其中,所述辅助公共电极线6与公共电极线3交叉设置,并与公共电极线3电连接,本实施例中,所述辅助公共电极线6是通过S04步骤中形成的过孔与公共电极线3形成电连接的。
如图4至图7所示,优选的,S05步骤具体包括如下:
S051、依次形成透明导电材料层、金属材料层,并在金属材料层上涂覆光刻胶层;
S052、如图4所示,对光刻胶层进行曝光、显影,形成光刻胶厚度不同的区域,分别为显示区Q1和数据线2上方区域Q2,其中位于数据线2上方区域Q2的剩余光刻胶层厚度大于位于显示区Q1剩余光刻胶层的厚度,且显示区Q1和数据线2上方区域间Q2的光刻胶层被完全去除,显示区Q1的狭缝电极的狭缝处光刻胶层被完全去除;优选的是,其中对光刻胶层进行曝光包括:通过半色调掩膜板或灰度掩膜版对光刻胶层进行曝光。这样在一张掩膜板上同时对不同区域不同要求的进行不同精度的曝光;
S053、如图5所示,去除无光刻胶遮挡的金属材料层和透明导电材料层;
如图6所示,去除显示区剩余光刻胶层厚度的光刻胶;
如图7所示,去除裸露的显示区的金属材料层,形成狭缝电极,狭缝电极为像素电极5;
去除剩余的光刻胶层,如图3所示,露出金属层62,形成辅助公共电极线6。
本实施例提供的阵列基板制作方法,虽然包括位于所述像素单元间的至少一条辅助公共电极线6,且辅助公共电极线6与公共电极线3交叉设置且形成电连接,同时辅助公共电极线6包括透明导电层61和金属层62两层,但是通过一次构图工艺就能完成透明导电层61、金属层62、像素电极5的制作,并没有增加更多的构图工艺,降低了制作成本。
本发明的阵列基板,通过辅助公共电极线6与公共电极线3形成网状的整体公共电极线,故其可以提升大尺寸液晶显示屏公共电极4的均一性,使得公共电极均一性好、电压稳定。
需要说明的是,本发明实施例提供的阵列基板制作方法中是以辅助公共电极线6与像素电极5同步形成作为例子,但如果辅助公共电极线6是在其他步骤中形成的、或位于其他层中(例如与公共电极线3同时形成),也是可行的。
实施例3:
本实施例提供了一种显示装置,该显示装置包括实施例1中所述的阵列基板。该显示装置可以为:手机、平板电脑、电视机、显示器、笔记本电脑、数码相框、导航仪等任何具有显示功能的产品或部件。
本实施例的显示装置中具有实施例1中的阵列基板,故其公共电极均一性好、电压稳定,显示画面质量好。
当然,本实施例的显示装置中还可以包括其他常规结构,如电源单元、显示驱动单元等。
可以理解的是,以上实施方式仅仅是为了说明本发明的原理而采用的示例性实施方式,然而本发明并不局限于此。对于本领域内的普通技术人员而言,在不脱离本发明的精神和实质的情况下,可以做出各种变型和改进,这些变型和改进也视为本发明的保护范围。
Claims (7)
1.一种阵列基板的制作方法,所述阵列基板包括公共电极、像素电极、多个像素单元和用于引入公共电压信号的多条公共电极线,其特征在于,包括:形成公共电极线的步骤和形成辅助公共电极线的步骤;
其中,所述辅助公共电极线与公共电极线交叉设置,并与公共电极线电连接;
形成辅助公共电极线具体包括:
依次形成透明导电材料层、金属材料层,并在金属材料层上涂覆光刻胶层;
对光刻胶层进行曝光、显影,其中位于数据线上方区域的剩余光刻胶层厚度大于位于显示区剩余光刻胶层的厚度,且显示区和数据线上方区域间的光刻胶层被完全去除,显示区的狭缝电极的狭缝处光刻胶层被完全去除;
去除无光刻胶遮挡的金属层和透明导电层;
去除显示区剩余光刻胶层厚度的光刻胶;
去除裸露的显示区的金属层,形成狭缝电极,狭缝电极为像素电极;
去除剩余的光刻胶层,露出金属层,形成辅助公共电极线。
2.根据权利要求1所述的阵列基板的制作方法,其特征在于,在形成辅助公共电极线之前,还包括以下步骤:
在基板上通过构图工艺形成包括公共电极和公共电极线的图形,其中公共电极为板状电极;
在完成上述步骤的基板上形成钝化层;
通过构图工艺在完成上述步骤的基板上形成包括数据线的图形;
在完成上述步骤的基板上形成绝缘层;
通过构图工艺在所述绝缘层和所述钝化层中形成过孔。
3.根据权利要求2所述的阵列基板的制作方法,其特征在于,对光刻胶层进行曝光包括:
通过半色调掩膜板或灰阶掩膜板对光刻胶层进行曝光。
4.一种阵列基板,包括公共电极、像素电极、多个像素单元和用于引入公共电压信号的多条公共电极线,其特征在于,所述阵列基板以权利要求1-3中任一阵列基板的制作方法制备而成,还包括:
相邻的两条栅极线和相邻的两条数据线围成的区域为一个像素单元,在所述像素单元间还设置有至少一条辅助公共电极线,所述辅助公共电极线与公共电极线交叉设置且形成电连接,所述辅助公共电极线包括透明导电层和金属层,所述金属层位于透明导电层上方,所述辅助公共电极线与所述像素电极同层,并通过过孔与所述公共电极线连接;
所述辅助公共电极线位于所述数据线上方。
5.根据权利要求4所述的阵列基板,其特征在于,所述辅助公共电极线与所述数据线之间设置有绝缘层。
6.根据权利要求5所述的阵列基板,其特征在于,所述绝缘层的厚度在至之间。
7.一种显示装置,其特征在于,包括权利要求4至6任一所述的阵列基板。
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201310284582.6A CN103345092B (zh) | 2013-07-08 | 2013-07-08 | 阵列基板及其制作方法、显示装置 |
US14/382,174 US10141345B2 (en) | 2013-07-08 | 2013-12-16 | Array substrate, manufacturing method thereof, and display device |
PCT/CN2013/089519 WO2015003464A1 (zh) | 2013-07-08 | 2013-12-16 | 阵列基板及其制作方法、显示装置 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201310284582.6A CN103345092B (zh) | 2013-07-08 | 2013-07-08 | 阵列基板及其制作方法、显示装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
CN103345092A CN103345092A (zh) | 2013-10-09 |
CN103345092B true CN103345092B (zh) | 2017-03-29 |
Family
ID=49279902
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201310284582.6A Active CN103345092B (zh) | 2013-07-08 | 2013-07-08 | 阵列基板及其制作方法、显示装置 |
Country Status (3)
Country | Link |
---|---|
US (1) | US10141345B2 (zh) |
CN (1) | CN103345092B (zh) |
WO (1) | WO2015003464A1 (zh) |
Families Citing this family (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN104965367A (zh) * | 2015-07-21 | 2015-10-07 | 重庆京东方光电科技有限公司 | 一种阵列基板、显示装置及制作方法 |
CN105445993B (zh) * | 2015-12-08 | 2018-09-14 | 南京中电熊猫液晶显示科技有限公司 | 一种曲面液晶面板 |
CN105789264A (zh) | 2016-05-06 | 2016-07-20 | 京东方科技集团股份有限公司 | 一种曲面显示面板及其制备方法、显示装置 |
CN105974701B (zh) * | 2016-07-08 | 2019-04-05 | 京东方科技集团股份有限公司 | 一种阵列基板、显示装置及制作方法 |
CN106707648B (zh) * | 2017-02-21 | 2019-12-03 | 京东方科技集团股份有限公司 | 一种显示基板、显示装置及其驱动方法 |
CN109427435B (zh) * | 2017-10-20 | 2020-07-03 | 佳陞科技有限公司 | 导电网线图案结构及其制造方法 |
CN109541862A (zh) * | 2018-12-03 | 2019-03-29 | 惠科股份有限公司 | 主动开关及其制作方法、阵列基板及显示装置 |
CN111290156B (zh) | 2020-03-27 | 2022-07-29 | 京东方科技集团股份有限公司 | 显示基板及其制作方法、和显示面板 |
CN113130463B (zh) * | 2021-04-16 | 2022-12-02 | 京东方科技集团股份有限公司 | 一种发光基板及其制备方法、显示装置 |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN101144952A (zh) * | 2007-04-25 | 2008-03-19 | 友达光电股份有限公司 | 液晶显示器装置及其制造方法 |
JP2009288665A (ja) * | 2008-05-30 | 2009-12-10 | Toshiba Mobile Display Co Ltd | 液晶表示装置及びその製造方法 |
KR20110079459A (ko) * | 2009-12-31 | 2011-07-07 | 엘지디스플레이 주식회사 | 박막 트랜지스터 어레이 기판, 이를 포함하는 액정표시장치 및 이들의 제조방법 |
KR20130014290A (ko) * | 2011-07-30 | 2013-02-07 | 엘지디스플레이 주식회사 | 횡전계형 액정표시장치 및 이의 제조 방법 |
Family Cites Families (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100560402B1 (ko) * | 2003-11-04 | 2006-03-14 | 엘지.필립스 엘시디 주식회사 | 수평 전계 인가형 박막 트랜지스터 기판 및 그 제조 방법 |
KR100849599B1 (ko) * | 2007-02-05 | 2008-07-31 | 비오이 하이디스 테크놀로지 주식회사 | 에프에프에스 모드 액정표시장치 |
US8125603B2 (en) * | 2007-05-17 | 2012-02-28 | Lg Display Co., Ltd. | In-plane switching mode liquid crystal display device and method for fabricating the same |
KR101243824B1 (ko) * | 2008-09-24 | 2013-03-18 | 엘지디스플레이 주식회사 | 액정표시장치 및 그 제조방법 |
US8773627B2 (en) * | 2011-10-07 | 2014-07-08 | Japan Display West Inc. | Liquid crystal display device and method for manufacturing liquid crystal display device |
KR101905757B1 (ko) * | 2011-11-17 | 2018-10-10 | 엘지디스플레이 주식회사 | 에프에프에스 방식 액정표시장치용 어레이기판 및 그 제조방법 |
CN102810304B (zh) * | 2012-08-09 | 2015-02-18 | 京东方科技集团股份有限公司 | 一种像素单元、像素结构、显示装置及像素驱动方法 |
CN102981333B (zh) * | 2012-11-21 | 2015-04-29 | 京东方科技集团股份有限公司 | 阵列基板及其制造方法和显示装置 |
CN202975548U (zh) * | 2012-12-20 | 2013-06-05 | 京东方科技集团股份有限公司 | 一种阵列基板及显示装置 |
CN203337969U (zh) * | 2013-07-08 | 2013-12-11 | 合肥京东方光电科技有限公司 | 阵列基板和显示装置 |
-
2013
- 2013-07-08 CN CN201310284582.6A patent/CN103345092B/zh active Active
- 2013-12-16 US US14/382,174 patent/US10141345B2/en active Active
- 2013-12-16 WO PCT/CN2013/089519 patent/WO2015003464A1/zh active Application Filing
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN101144952A (zh) * | 2007-04-25 | 2008-03-19 | 友达光电股份有限公司 | 液晶显示器装置及其制造方法 |
JP2009288665A (ja) * | 2008-05-30 | 2009-12-10 | Toshiba Mobile Display Co Ltd | 液晶表示装置及びその製造方法 |
KR20110079459A (ko) * | 2009-12-31 | 2011-07-07 | 엘지디스플레이 주식회사 | 박막 트랜지스터 어레이 기판, 이를 포함하는 액정표시장치 및 이들의 제조방법 |
KR20130014290A (ko) * | 2011-07-30 | 2013-02-07 | 엘지디스플레이 주식회사 | 횡전계형 액정표시장치 및 이의 제조 방법 |
Also Published As
Publication number | Publication date |
---|---|
US10141345B2 (en) | 2018-11-27 |
US20150294986A1 (en) | 2015-10-15 |
CN103345092A (zh) | 2013-10-09 |
WO2015003464A1 (zh) | 2015-01-15 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN103345092B (zh) | 阵列基板及其制作方法、显示装置 | |
CN102881688B (zh) | 一种阵列基板、显示面板及阵列基板的制造方法 | |
CN107479287B (zh) | 阵列基板及其制作方法 | |
CN106024809B (zh) | 一种阵列基板的制作方法、阵列基板及显示装置 | |
JP2014528598A (ja) | 画素ユニット、アレイ基板、液晶パネル及びアレイ基板の製造方法 | |
CN102998856B (zh) | 一种阵列基板及其制作方法、显示装置 | |
CN104280951A (zh) | 阵列基板及其制造方法、显示装置 | |
CN103235452B (zh) | 一种阵列基板及显示装置 | |
CN105629591A (zh) | 一种阵列基板、其制备方法及液晶显示面板 | |
CN103439840A (zh) | 一种阵列基板、显示装置及阵列基板的制造方法 | |
KR20070000582A (ko) | 프린지 필드 스위칭 모드 액정표시장치 및 그 제조방법 | |
CN105161499A (zh) | 一种显示基板及其制作方法和显示装置 | |
CN105097832B (zh) | 一种阵列基板及其制作方法、显示装置 | |
CN104216183A (zh) | 一种阵列基板及其制备方法、显示装置 | |
CN103278986B (zh) | 一种阵列基板、显示装置及阵列基板的制造方法 | |
KR20060135179A (ko) | 프린지 필드 스위칭 모드 액정표시장치 제조방법 | |
CN104465672A (zh) | 阵列基板和显示装置 | |
CN104730781A (zh) | Ads阵列基板及其制作方法、显示装置 | |
CN104020621B (zh) | 一种阵列基板及其制备方法、显示装置 | |
CN104409462A (zh) | 阵列基板及其制造方法、显示装置 | |
CN203232230U (zh) | 一种阵列基板及显示装置 | |
CN111474790A (zh) | 阵列基板和液晶显示面板 | |
US8861065B2 (en) | Electronic paper active substrate and method of forming the same and electronic paper display panel | |
CN106200158A (zh) | 显示面板及其制作方法、显示装置 | |
CN102751276B (zh) | 一种阵列基板的制造方法、阵列基板及显示装置 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
GR01 | Patent grant | ||
GR01 | Patent grant |