CN102955123B - Examination method for different-party IP (internet protocol) containing client party chip antenna effect - Google Patents
Examination method for different-party IP (internet protocol) containing client party chip antenna effect Download PDFInfo
- Publication number
- CN102955123B CN102955123B CN201110240251.3A CN201110240251A CN102955123B CN 102955123 B CN102955123 B CN 102955123B CN 201110240251 A CN201110240251 A CN 201110240251A CN 102955123 B CN102955123 B CN 102955123B
- Authority
- CN
- China
- Prior art keywords
- interface
- antenna
- client
- party
- domain
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Landscapes
- Semiconductor Integrated Circuits (AREA)
Abstract
The invention discloses an examination method for different-party IP (internet protocol) containing client party chip antenna effect. The method includes following steps: step one, identifying all input and output interfaces in an IP module layout; step two, selecting the input and output interface used for generating final data; step three, taking the input and output interface as a starting point to extract out all lines related to the antenna effect along the lines connecting every interface from top to bottom; step four, enabling the extracted lines to generate a GDSII formatted file capable of being read by a user layout tool and providing the file for a client; and step five, synthesizing the GDSII formatted file into a main chip by the client for physical layout verification of the final data. By the method, data which can be directly used for antenna design rule examination by a client party can be generated, and a design company can perform antenna effect examination close to an entity through tools before the data are given out, so that repeat data modification caused by violation of design rules by the client can be avoided.
Description
Technical field
The present invention relates to a kind of inspection method of chip, be specifically related to a kind of inspection method of the customer's antenna component effect containing different side IP.
Background technology
In the process of manufacturing at chip (Wafer), because make the relation that PLASM (plasma) injects, the conductor layer that a large amount of charge accumulateds may expose by Wafer surface is transferred to gate leve region, cause gate leve oxide film impaired, affect the yield rate of device, this phenomenon is called as " antenna effect ".
For avoiding antenna effect, generally, after physical layout completes, utilize Software tool to carry out Antenna (antenna) DRC (Design Rule Check) to chip and check.But the supplier of IP (a kind of chip unit) module is for the protection to one's own side's intellecture property, generally Bu Huixiang design corporation provides complete IP module domain normally carrying out with assurance customer authentication, and only provide the right to use of this IP module, therefore use the design corporation of the opposing party IP module can only obtain the file of interface (Port) information that only comprises such IP module and cannot obtain inner concrete domain, cannot carry out to full chip layout the inspection of Antenna, this will very likely can cause sending data (tapeout), and find a large amount of antenna mistake (Antenna Violation) after the synthetic partial data of Foundry (foundries).
For addressing the above problem, following two kinds of solutions are proposed:
1, IP module supplier is drawn in each of the IP module providing the diode (Diode) that adds ground connection on Port and is used for the electric charge of releasing, and can guarantee that like this circuit being connected with these interfaces does not have Antenna problem.
The shortcoming of this method is to affect very much the area of IP module, so be not widely used.
2, IP module supplier utilizes Abstract (a kind of dbase) instrument of similar Cadence company to extract and is similar to following text:
This document is Antenna LEF (Library Exchange Format storehouse Interchange Format) text, it has recorded the antenna effect information of IP module, this document can be read by automatic placement and routing (Place & Route) instrument, makes design corporation on placement-and-routing's instrument, by it, carry out Antenna inspection.
The shortcoming of this method is possible cause the result of contradiction.Antenna LEF can only be applied in placement-and-routing's instrument, but the data that placement-and-routing's instrument produces not are final data.Before the tapeout of design corporation, must use DRC (Design Rule Check) instrument to carry out again Antenna DRC inspection to final data.And both are because the data that read are different, cause possibly the result of DRC also different, cause client at a loss as to what to do, as shown in Figure 1.
In addition, some client, after placement-and-routing, can use domain instrument to revise placement-and-routing's result again, and the domain of having revised cannot be with checking in Antenna LEF placement-and-routing instrument.
Summary of the invention
Technical matters to be solved by this invention is to provide a kind of inspection method of the customer's antenna component effect containing different side IP, it can not offer under the prerequisite of the complete IP module of client domain at IP module supplier, makes client when final data provides, can guarantee that the Antenna problem of one's own side's chip is repaired.
For solving the problems of the technologies described above, the present invention containing the technical solution of the inspection method of customer's antenna component effect of different side IP is:
Comprise the following steps:
The first step, identifies all IO interface in IP module domain, comprises title, the positional information of interface;
Described recognition methods is: adopt Perl program in binary mode, to read the physics GDSII domain of IP module, by the Text mark in each stratum, the invoked information of this stratum and each stratum of Hash structure storage IP module physical layout; By Hash Structure Calculation, go out the top layer in this GDSII domain, the Text information in top layer is fed back to user interface, the Text information in top layer is the IO interface in IP module domain.
Second step according to the size of information security situation and generated data, is used for generating final data IO interface used (Port) by user's input selection on user interface;
The 3rd step, take selected IO interface as starting point, and from top to down, along the circuit that connects each interface, all extracts the circuit relevant with antenna effect;
Concrete grammar is: the Text graph block of each interface of generating virtual, the relevant circuit with Antenna that the graph block virtual with these is connected extracts.
The 4th step, generates a GDSII formatted file that can be read by user's domain instrument by the circuit crawling out, and this document only comprises the relevant information of antenna, offers client;
The 5th step, client, when doing the inspection of physical layout antenna effect, is synthesized to this GDSII formatted file in master chip, can carry out the physical layout checking of final data.
The technique effect that the present invention can reach is:
The present invention can generate a customer can be directly used in the data that Antenna Design rule checks, the antenna effect that makes design corporation can approach entity by instrument before providing data checks, thereby avoids client repeatedly to revise because of the data of violating design rule and causing.
The information that only comprises fraction IP in the GDSII formatted file that the present invention generates, both can protect the intellecture property of IP module supplier, the risk that the antenna effect that can make design corporation evade design chips is again brought.
Accompanying drawing explanation
Below in conjunction with the drawings and specific embodiments, the present invention is further detailed explanation:
Fig. 1 is the process flow diagram of the inspection method of prior art antenna effect;
Fig. 2 is the process flow diagram of the inspection method of the present invention's customer's antenna component effect of containing different side IP.
Embodiment
As shown in Figure 2, the present invention, containing the inspection method of customer's antenna component effect of different side IP, comprises the following steps:
The first step, all IO interface (Port) in identification IP module domain, comprise the information such as title, position of interface;
Adopt Perl program in binary mode, to read the physics GDSII domain of IP module, by Text (text) mark in each stratum, the invoked information of this stratum and each stratum of Hash structure storage IP module physical layout;
By Hash Structure Calculation, go out the top layer (Topcell) in this GDSII domain, the Text information in Topcell is fed back to user interface, the Text information in Topcell is the IO interface (Port) in IP module domain;
Second step according to the size of information security situation and generated data, is used for generating final data IO interface used (Port) by user's input selection on user interface;
This IO interface (Port) is and generates needed each interface of IP Antenna GDS;
The 3rd step, the selected IO interface (Port) of take is starting point, from top to down, along the circuit (Net) that connects each interface (Port), all extracts the circuit relevant with antenna (Antenna) effect;
Concrete grammar is: the Text graph block of each interface of generating virtual, and the relevant circuit (such as metal, hole layer, Gate region) with Antenna that the graph block virtual with these is connected extracts;
The 4th step, generates a GDSII formatted file that can be read by user's domain instrument by the circuit crawling out, and this document only comprises the relevant information of antenna (Antenna), offers client;
The 5th step, client, when doing the inspection of physical layout antenna effect, is synthesized to this GDSII formatted file in master chip, can carry out the physical layout checking of final data.
The IP Antenna GDSII data that the present invention generates can be designed company and be synthesized in final physical layout and verify, thereby have evaded the defect of using Antenna Lef to cause.
ShiIP of the present invention supplier needn't revise IP and just can adapt to the requirement of antenna effect.
The present invention for verifying (Verify) to client's antenna (Antenna) problem when physical layout is verified.
Claims (3)
1. contain an inspection method for customer's antenna component effect of different side IP, it is characterized in that, comprise the following steps:
The first step, identifies all IO interface in IP module domain, comprises title, the positional information of interface;
Second step according to the size of information security situation and generated data, is used for generating final data IO interface used (Port) by user's input selection on user interface;
The 3rd step, take selected IO interface as starting point, and from top to down, along the circuit that connects each interface, all extracts the circuit relevant with antenna effect;
The 4th step, generates a GDSII formatted file that can be read by user's domain instrument by the circuit extracting, and this document only comprises the relevant information of antenna effect, offers client;
The 5th step, client, when doing the inspection of physical layout antenna effect, is synthesized to this GDSII formatted file in master chip, can carry out the physical layout checking of final data.
2. the inspection method of the customer's antenna component effect containing different side IP according to claim 1, it is characterized in that, the recognition methods of the described first step is: adopt Perl program in binary mode, to read the physics GDSII domain of IP module, by the Text mark in each stratum, the invoked information of this stratum and each stratum of Hash structure storage IP module physical layout; By Hash Structure Calculation, go out the top layer in this GDSII domain, the Text information in top layer is fed back to user interface, the Text information in top layer is the IO interface in IP module domain.
3. the inspection method of the customer's antenna component effect containing different side IP according to claim 1, it is characterized in that, the concrete grammar of described the 3rd step is: the Text graph block of each interface of generating virtual, the relevant circuit with antenna effect that the graph block virtual with these is connected extracts.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201110240251.3A CN102955123B (en) | 2011-08-19 | 2011-08-19 | Examination method for different-party IP (internet protocol) containing client party chip antenna effect |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201110240251.3A CN102955123B (en) | 2011-08-19 | 2011-08-19 | Examination method for different-party IP (internet protocol) containing client party chip antenna effect |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN102955123A CN102955123A (en) | 2013-03-06 |
| CN102955123B true CN102955123B (en) | 2014-10-08 |
Family
ID=47764184
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201110240251.3A Active CN102955123B (en) | 2011-08-19 | 2011-08-19 | Examination method for different-party IP (internet protocol) containing client party chip antenna effect |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN102955123B (en) |
Families Citing this family (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN106815384A (en) * | 2015-12-02 | 2017-06-09 | 北京华大九天软件有限公司 | A kind of LEF storehouses and the method for GDS storehouses obstacle figure layer comparison check |
| CN105574246B (en) * | 2015-12-14 | 2018-08-21 | 上海华虹宏力半导体制造有限公司 | The IP module synthetic methods of domain |
| CN107122567A (en) * | 2017-05-23 | 2017-09-01 | 上海华虹宏力半导体制造有限公司 | Module carries out antenna effect inspection method before being incorporated to |
| CN108897933A (en) * | 2018-06-15 | 2018-11-27 | 北方电子研究院安徽有限公司 | A kind of method of quick elimination antenna effect |
| CN112257382B (en) * | 2020-10-29 | 2023-07-21 | 海光信息技术股份有限公司 | Physical verification method, system, device and storage medium for chip design |
Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1510737A (en) * | 2002-12-24 | 2004-07-07 | 北京艾克赛利微电子技术有限公司 | Physic design method for analog and radio frequency integrated circuit |
| US6862723B1 (en) * | 2002-10-03 | 2005-03-01 | Taiwan Semiconductor Manufacturing Company | Methodology of generating antenna effect models for library/IP in VLSI physical design |
| CN1848121A (en) * | 2005-04-05 | 2006-10-18 | 台湾积体电路制造股份有限公司 | Antenna ratio deciding method |
| CN101339578A (en) * | 2008-08-14 | 2009-01-07 | 四川登巅微电子有限公司 | Method for creating file containing aerial effect information |
| CN102054083A (en) * | 2009-10-30 | 2011-05-11 | 新思科技有限公司 | Method for checking antenna effect of integrated circuit and device thereof |
Family Cites Families (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2002289695A (en) * | 2001-03-28 | 2002-10-04 | Nec Microsystems Ltd | Layout method of semiconductor integrated circuit |
| JP2002299449A (en) * | 2001-03-30 | 2002-10-11 | Kawasaki Microelectronics Kk | Semiconductor integrated circuit and method of designing the same |
-
2011
- 2011-08-19 CN CN201110240251.3A patent/CN102955123B/en active Active
Patent Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6862723B1 (en) * | 2002-10-03 | 2005-03-01 | Taiwan Semiconductor Manufacturing Company | Methodology of generating antenna effect models for library/IP in VLSI physical design |
| CN1510737A (en) * | 2002-12-24 | 2004-07-07 | 北京艾克赛利微电子技术有限公司 | Physic design method for analog and radio frequency integrated circuit |
| CN1848121A (en) * | 2005-04-05 | 2006-10-18 | 台湾积体电路制造股份有限公司 | Antenna ratio deciding method |
| CN101339578A (en) * | 2008-08-14 | 2009-01-07 | 四川登巅微电子有限公司 | Method for creating file containing aerial effect information |
| CN102054083A (en) * | 2009-10-30 | 2011-05-11 | 新思科技有限公司 | Method for checking antenna effect of integrated circuit and device thereof |
Non-Patent Citations (1)
| Title |
|---|
| JP特开2002-299449A 2002.10.11 |
Also Published As
| Publication number | Publication date |
|---|---|
| CN102955123A (en) | 2013-03-06 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN102955123B (en) | Examination method for different-party IP (internet protocol) containing client party chip antenna effect | |
| US7437698B2 (en) | Method and program product for protecting information in EDA tool design views | |
| CN102768696B (en) | Incremental analysis of layout design data | |
| US6889326B1 (en) | Watermarking based protection of virtual component blocks | |
| US20150379181A1 (en) | Routing Standard Cell-Based Integrated Circuits | |
| US11036913B2 (en) | Integrated circuit methods using single-pin imaginary devices | |
| US11675613B2 (en) | Flexible physical function and virtual function mapping | |
| Schmid et al. | Netlist-level IP protection by watermarking for LUT-based FPGAs | |
| US10339246B2 (en) | Schematic overlay for design and verification | |
| CN104809072A (en) | Automatic mensurability design method of Perl-based EDIF netlist-grade circuit automatic mensurability design system | |
| US7941769B1 (en) | Method and apparatus for integrated circuits design security | |
| US7406671B2 (en) | Method for performing design rule check of integrated circuit | |
| US8191027B2 (en) | Validation of an integrated circuit for electro static discharge compliance | |
| US8239818B1 (en) | Data structure for describing MBIST architecture | |
| US8839177B1 (en) | Method and system allowing for semiconductor design rule optimization | |
| CN105574246A (en) | IP module merging method of layout | |
| Singla et al. | Verification of physical chip layouts using gdsii design data | |
| US8751985B1 (en) | Hierarchical layout versus schematic (LVS) comparison with extraneous device elimination | |
| US20230237228A1 (en) | Computer readable recording medium with stored program and method of extracting parasitic parameters of a 3d ic thereof | |
| CN107330339A (en) | The generation method and device of a kind of electronic record identity card | |
| US20180121591A1 (en) | Placement-based congestion-aware logic restructuring | |
| US10891410B1 (en) | User-defined rule engine | |
| JP2005222371A (en) | System and method for verifying function of logic circuit | |
| US8769460B1 (en) | Device recognition engine | |
| CN111931450B (en) | Method and system for designing digital back end of integrated circuit |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| ASS | Succession or assignment of patent right |
Owner name: SHANGHAI HUAHONG GRACE SEMICONDUCTOR MANUFACTURING Free format text: FORMER OWNER: HUAHONG NEC ELECTRONICS CO LTD, SHANGHAI Effective date: 20140103 |
|
| C41 | Transfer of patent application or patent right or utility model | ||
| COR | Change of bibliographic data |
Free format text: CORRECT: ADDRESS; FROM: 201206 PUDONG NEW AREA, SHANGHAI TO: 201203 PUDONG NEW AREA, SHANGHAI |
|
| TA01 | Transfer of patent application right |
Effective date of registration: 20140103 Address after: 201203 Shanghai city Zuchongzhi road Pudong New Area Zhangjiang hi tech Park No. 1399 Applicant after: Shanghai Huahong Grace Semiconductor Manufacturing Corporation Address before: 201206, Shanghai, Pudong New Area, Sichuan Road, No. 1188 Bridge Applicant before: Shanghai Huahong NEC Electronics Co., Ltd. |
|
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant |