CN102882623A - 基于fpga的可配置的时钟频率合成装置 - Google Patents
基于fpga的可配置的时钟频率合成装置 Download PDFInfo
- Publication number
- CN102882623A CN102882623A CN201210261705XA CN201210261705A CN102882623A CN 102882623 A CN102882623 A CN 102882623A CN 201210261705X A CN201210261705X A CN 201210261705XA CN 201210261705 A CN201210261705 A CN 201210261705A CN 102882623 A CN102882623 A CN 102882623A
- Authority
- CN
- China
- Prior art keywords
- clock
- frequency synthesis
- load
- frequency
- register
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 230000015572 biosynthetic process Effects 0.000 title claims abstract description 142
- 238000003786 synthesis reaction Methods 0.000 title claims abstract description 142
- 239000013078 crystal Substances 0.000 claims abstract description 26
- 238000000034 method Methods 0.000 claims description 17
- 241001269238 Data Species 0.000 claims description 15
- 230000008569 process Effects 0.000 claims description 9
- 230000000630 rising effect Effects 0.000 claims description 5
- 238000012360 testing method Methods 0.000 claims description 3
- 238000013461 design Methods 0.000 abstract description 10
- 238000010586 diagram Methods 0.000 description 5
- 238000012545 processing Methods 0.000 description 4
- 238000006243 chemical reaction Methods 0.000 description 3
- 239000013307 optical fiber Substances 0.000 description 3
- 239000004575 stone Substances 0.000 description 3
- 230000007704 transition Effects 0.000 description 3
- 230000008859 change Effects 0.000 description 2
- 238000005516 engineering process Methods 0.000 description 2
- 230000006870 function Effects 0.000 description 2
- 238000011084 recovery Methods 0.000 description 2
- 230000008901 benefit Effects 0.000 description 1
- 238000007405 data analysis Methods 0.000 description 1
- 230000000368 destabilizing effect Effects 0.000 description 1
- 230000009977 dual effect Effects 0.000 description 1
- 239000000835 fiber Substances 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- 238000007639 printing Methods 0.000 description 1
- 238000010189 synthetic method Methods 0.000 description 1
- 238000012546 transfer Methods 0.000 description 1
Images
Landscapes
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
Abstract
Description
Claims (8)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201210261705.XA CN102882623B (zh) | 2012-07-26 | 2012-07-26 | 基于fpga的可配置的时钟频率合成装置 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201210261705.XA CN102882623B (zh) | 2012-07-26 | 2012-07-26 | 基于fpga的可配置的时钟频率合成装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
CN102882623A true CN102882623A (zh) | 2013-01-16 |
CN102882623B CN102882623B (zh) | 2014-11-19 |
Family
ID=47483792
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201210261705.XA Active CN102882623B (zh) | 2012-07-26 | 2012-07-26 | 基于fpga的可配置的时钟频率合成装置 |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN102882623B (zh) |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN104460826A (zh) * | 2014-12-05 | 2015-03-25 | 武汉精测电子技术股份有限公司 | 基于fpga实现mipi模组dsi时钟重配的方法 |
CN105116802A (zh) * | 2015-08-17 | 2015-12-02 | 华北水利水电大学 | 一种确定性时钟抖动的产生装置及方法 |
CN109387687A (zh) * | 2018-11-09 | 2019-02-26 | 福州大学 | 一种新型电子式互感器的节能光电传输系统及方法 |
CN112650701A (zh) * | 2020-12-16 | 2021-04-13 | 中国电子科技集团公司第五十八研究所 | 一种精简串行传输电路 |
Citations (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN1832350A (zh) * | 2006-04-14 | 2006-09-13 | 西安电子科技大学 | 多载频数字频率源 |
CN1964232A (zh) * | 2006-09-30 | 2007-05-16 | 厦门大学 | 一种光纤串行通信卡 |
CN101158717A (zh) * | 2007-11-16 | 2008-04-09 | 上海伽利略导航有限公司 | 伪卫星基带信号生成器及其嵌入式处理器的控制方法 |
CN101162398A (zh) * | 2006-10-12 | 2008-04-16 | 东莞理工学院 | 一种任意信号发生器 |
CN101388741A (zh) * | 2008-10-24 | 2009-03-18 | 中国科学院计算技术研究所 | 一种用于计算机网络的高精度时间同步设备、系统及方法 |
CN101803197A (zh) * | 2007-09-14 | 2010-08-11 | 高通股份有限公司 | 无线通信装置中具有杂波减少的振荡器信号产生 |
US8082462B1 (en) * | 2008-11-13 | 2011-12-20 | Xilinx, Inc. | Direct synthesis of audio clock from a video clock via phase interpolation of a dithered pulse |
CN102495568A (zh) * | 2011-12-05 | 2012-06-13 | 南京大学 | 基于四片fpga的验证片上网络多核处理器的开发板 |
-
2012
- 2012-07-26 CN CN201210261705.XA patent/CN102882623B/zh active Active
Patent Citations (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN1832350A (zh) * | 2006-04-14 | 2006-09-13 | 西安电子科技大学 | 多载频数字频率源 |
CN1964232A (zh) * | 2006-09-30 | 2007-05-16 | 厦门大学 | 一种光纤串行通信卡 |
CN101162398A (zh) * | 2006-10-12 | 2008-04-16 | 东莞理工学院 | 一种任意信号发生器 |
CN101803197A (zh) * | 2007-09-14 | 2010-08-11 | 高通股份有限公司 | 无线通信装置中具有杂波减少的振荡器信号产生 |
CN101158717A (zh) * | 2007-11-16 | 2008-04-09 | 上海伽利略导航有限公司 | 伪卫星基带信号生成器及其嵌入式处理器的控制方法 |
CN101388741A (zh) * | 2008-10-24 | 2009-03-18 | 中国科学院计算技术研究所 | 一种用于计算机网络的高精度时间同步设备、系统及方法 |
US8082462B1 (en) * | 2008-11-13 | 2011-12-20 | Xilinx, Inc. | Direct synthesis of audio clock from a video clock via phase interpolation of a dithered pulse |
CN102495568A (zh) * | 2011-12-05 | 2012-06-13 | 南京大学 | 基于四片fpga的验证片上网络多核处理器的开发板 |
Non-Patent Citations (1)
Title |
---|
PENG YU, LIU DATONG, PENG XIYUAN: "Development of Fast Test Platform for MicroSatellite", 《AUTOTESTCON, 2009 IEEE 》, 17 September 2009 (2009-09-17) * |
Cited By (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN104460826A (zh) * | 2014-12-05 | 2015-03-25 | 武汉精测电子技术股份有限公司 | 基于fpga实现mipi模组dsi时钟重配的方法 |
CN104460826B (zh) * | 2014-12-05 | 2017-11-07 | 武汉精测电子技术股份有限公司 | 基于fpga实现mipi模组dsi时钟重配的方法 |
CN105116802A (zh) * | 2015-08-17 | 2015-12-02 | 华北水利水电大学 | 一种确定性时钟抖动的产生装置及方法 |
CN105116802B (zh) * | 2015-08-17 | 2017-09-26 | 华北水利水电大学 | 一种确定性时钟抖动的产生装置及方法 |
CN109387687A (zh) * | 2018-11-09 | 2019-02-26 | 福州大学 | 一种新型电子式互感器的节能光电传输系统及方法 |
CN109387687B (zh) * | 2018-11-09 | 2020-11-27 | 福州大学 | 一种电子式互感器的节能光电传输系统及方法 |
CN112650701A (zh) * | 2020-12-16 | 2021-04-13 | 中国电子科技集团公司第五十八研究所 | 一种精简串行传输电路 |
Also Published As
Publication number | Publication date |
---|---|
CN102882623B (zh) | 2014-11-19 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US10853304B2 (en) | System on chip including clock management unit and method of operating the system on chip | |
CN104809094B (zh) | Spi控制器及其通信方法 | |
US9129072B2 (en) | Virtual GPIO | |
CN104915303B (zh) | 基于PXIe总线的高速数字I/O系统 | |
CN102882623B (zh) | 基于fpga的可配置的时钟频率合成装置 | |
US9673824B2 (en) | Techniques and circuitry for configuring and calibrating an integrated circuit | |
CN102609288B (zh) | 一种基于fpga/cpld的程序下载器 | |
CN104572384B (zh) | 一种芯片多fpga验证方法 | |
EP2523349A2 (en) | Systems and methods for configuring an SOPC without a need to use an external memory | |
CN106970894A (zh) | 一种基于Arria10的FPGA异构加速卡 | |
CN107967231A (zh) | 一种Spi模拟多路全双工串口的系统 | |
CN103095289B (zh) | 一种信号延迟控制电路 | |
CN201878182U (zh) | 一种基于fpga的总线型通信系统 | |
CN102497206A (zh) | 时钟控制装置及包含时钟控制装置的片上系统 | |
US20110246810A1 (en) | Clock signals for dynamic reconfiguration of communication link bundles | |
CN103064477B (zh) | 一种服务器主板设计方法 | |
CN103186488A (zh) | 用于内存系统的电压与时序校准方法 | |
CN102662894B (zh) | 总线从单元通用接口 | |
US7720636B1 (en) | Performance monitors (PMs) for measuring performance in a system and providing a record of transactions performed | |
US7953999B2 (en) | Semiconductor integrated circuit device and method of operating the same | |
CN102929330B (zh) | 用于产生usb外设时钟的电路及方法 | |
CN100412813C (zh) | 电子组件接收信号灵敏度的测量装置与测量方法 | |
CN103064461B (zh) | 一种时钟使能信号的产生方法及装置 | |
CN214959850U (zh) | 基于fpga片上系统的mipi电路板 | |
US9710578B2 (en) | Configuration of selected modules of a hardware block within a programmable logic device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
TR01 | Transfer of patent right |
Effective date of registration: 20181228 Address after: 150001 No. 434 postal street, Nangang District, Harbin, Heilongjiang. Co-patentee after: Qiao Liyan Patentee after: Harbin Institute of Technology Asset Investment Management Co.,Ltd. Address before: 150001 No. 92 West straight street, Nangang District, Heilongjiang, Harbin Patentee before: Harbin Institute of Technology |
|
TR01 | Transfer of patent right | ||
TR01 | Transfer of patent right | ||
TR01 | Transfer of patent right |
Effective date of registration: 20190306 Address after: 150001 Sixth Floor, 161 Xidazhi Street, Nangang District, Harbin City, Heilongjiang Province Patentee after: HARBIN GONGDA MEASUREMENT & CONTROL TECHNOLOGY CO.,LTD. Address before: 150001 No. 434 postal street, Nangang District, Harbin, Heilongjiang. Co-patentee before: Qiao Liyan Patentee before: Harbin Institute of Technology Asset Investment Management Co.,Ltd. |
|
CP03 | Change of name, title or address |
Address after: 150000 7 / F and 8 / F, H-C building (No.7 building), no.1294, Chuangxin Road, Songbei District, Harbin City, Heilongjiang Province Patentee after: Harbin nuoxin measurement and Control Technology Co.,Ltd. Address before: 150001 Sixth Floor, 161 Xidazhi Street, Nangang District, Harbin City, Heilongjiang Province Patentee before: HARBIN GONGDA MEASUREMENT & CONTROL TECHNOLOGY Co.,Ltd. |
|
CP03 | Change of name, title or address | ||
PE01 | Entry into force of the registration of the contract for pledge of patent right |
Denomination of invention: Configurable clock frequency synthesizer based on FPGA Effective date of registration: 20230106 Granted publication date: 20141119 Pledgee: Industrial Bank Co.,Ltd. Harbin Branch Pledgor: Harbin nuoxin measurement and Control Technology Co.,Ltd. Registration number: Y2023230000007 |
|
PE01 | Entry into force of the registration of the contract for pledge of patent right | ||
PC01 | Cancellation of the registration of the contract for pledge of patent right |
Granted publication date: 20141119 Pledgee: Industrial Bank Co.,Ltd. Harbin Branch Pledgor: Harbin nuoxin measurement and Control Technology Co.,Ltd. Registration number: Y2023230000007 |
|
PC01 | Cancellation of the registration of the contract for pledge of patent right | ||
PE01 | Entry into force of the registration of the contract for pledge of patent right |
Denomination of invention: A configurable clock frequency synthesis device based on FPGA Granted publication date: 20141119 Pledgee: Industrial Bank Co.,Ltd. Harbin Branch Pledgor: Harbin nuoxin measurement and Control Technology Co.,Ltd. Registration number: Y2024230000016 |
|
PE01 | Entry into force of the registration of the contract for pledge of patent right |