CN102882512B - 用于可编程逻辑器件的宽范围可编程能力的异构收发器体系结构 - Google Patents

用于可编程逻辑器件的宽范围可编程能力的异构收发器体系结构 Download PDF

Info

Publication number
CN102882512B
CN102882512B CN201210397425.1A CN201210397425A CN102882512B CN 102882512 B CN102882512 B CN 102882512B CN 201210397425 A CN201210397425 A CN 201210397425A CN 102882512 B CN102882512 B CN 102882512B
Authority
CN
China
Prior art keywords
channel
clock signal
bit rate
serial
working range
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201210397425.1A
Other languages
English (en)
Chinese (zh)
Other versions
CN102882512A (zh
Inventor
S·舒马拉耶夫
B·W·贝芮扎
C·H·李
R·H·帕特尔
W·王
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Intel Corp
Original Assignee
Altera Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Altera Corp filed Critical Altera Corp
Publication of CN102882512A publication Critical patent/CN102882512A/zh
Application granted granted Critical
Publication of CN102882512B publication Critical patent/CN102882512B/zh
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/177—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
    • H03K19/17736—Structural details of routing resources
    • H03K19/17744—Structural details of routing resources for input/output signals
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L5/00—Arrangements affording multiple use of the transmission path
    • H04L5/14—Two-way operation using the same type of signal, i.e. duplex
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L27/00—Modulated-carrier systems

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Physics & Mathematics (AREA)
  • Mathematical Physics (AREA)
  • Signal Processing (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
  • Logic Circuits (AREA)
  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
CN201210397425.1A 2006-04-11 2007-01-15 用于可编程逻辑器件的宽范围可编程能力的异构收发器体系结构 Active CN102882512B (zh)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US11/402,417 US7616657B2 (en) 2006-04-11 2006-04-11 Heterogeneous transceiver architecture for wide range programmability of programmable logic devices
US11/402,417 2006-04-11
CN200710001930.9A CN101056100B (zh) 2006-04-11 2007-01-15 用于可编程逻辑器件的宽范围可编程能力的异构收发器体系结构

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
CN200710001930.9A Division CN101056100B (zh) 2006-04-11 2007-01-15 用于可编程逻辑器件的宽范围可编程能力的异构收发器体系结构

Publications (2)

Publication Number Publication Date
CN102882512A CN102882512A (zh) 2013-01-16
CN102882512B true CN102882512B (zh) 2016-01-06

Family

ID=37890767

Family Applications (2)

Application Number Title Priority Date Filing Date
CN201210397425.1A Active CN102882512B (zh) 2006-04-11 2007-01-15 用于可编程逻辑器件的宽范围可编程能力的异构收发器体系结构
CN200710001930.9A Active CN101056100B (zh) 2006-04-11 2007-01-15 用于可编程逻辑器件的宽范围可编程能力的异构收发器体系结构

Family Applications After (1)

Application Number Title Priority Date Filing Date
CN200710001930.9A Active CN101056100B (zh) 2006-04-11 2007-01-15 用于可编程逻辑器件的宽范围可编程能力的异构收发器体系结构

Country Status (4)

Country Link
US (3) US7616657B2 (https=)
EP (1) EP1845622A3 (https=)
JP (1) JP4476993B2 (https=)
CN (2) CN102882512B (https=)

Families Citing this family (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7903679B1 (en) 2006-04-11 2011-03-08 Altera Corporation Power supply filtering for programmable logic device having heterogeneous serial interface architecture
US8184651B2 (en) * 2008-04-09 2012-05-22 Altera Corporation PLD architecture optimized for 10G Ethernet physical layer solution
JP5272926B2 (ja) 2009-06-29 2013-08-28 富士通株式会社 データ送信回路
US8228102B1 (en) 2010-03-03 2012-07-24 Altera Corporation Phase-locked loop architecture and clock distribution system
US8406258B1 (en) 2010-04-01 2013-03-26 Altera Corporation Apparatus and methods for low-jitter transceiver clocking
JP5560867B2 (ja) 2010-04-12 2014-07-30 富士通株式会社 データ受信回路
FR2959636B1 (fr) * 2010-04-28 2012-07-13 Canon Kk Procede d'acces a une partie spatio-temporelle d'une sequence video d'images
US8397096B2 (en) * 2010-05-21 2013-03-12 Altera Corporation Heterogeneous physical media attachment circuitry for integrated circuit devices
US8488623B2 (en) * 2010-07-28 2013-07-16 Altera Corporation Scalable interconnect modules with flexible channel bonding
US8464088B1 (en) * 2010-10-29 2013-06-11 Altera Corporation Multiple channel bonding in a high speed clock network
US9191245B2 (en) 2011-03-08 2015-11-17 Tektronix, Inc. Methods and systems for providing optimum decision feedback equalization of high-speed serial data links
US8855186B2 (en) * 2011-03-08 2014-10-07 Tektronix, Inc. Methods and systems for providing optimum decision feedback equalization of high-speed serial data links
US8700825B1 (en) * 2012-11-16 2014-04-15 Altera Corporation Heterogeneous high-speed serial interface system with phase-locked loop architecture and clock distribution system
US9348358B2 (en) 2014-04-18 2016-05-24 Fujitsu Limited Clock multiplication and distribution
US10158457B2 (en) * 2014-12-02 2018-12-18 Avago Technologies International Sales Pte. Limited Coordinating frequency division multiplexing transmissions
CN105807078A (zh) * 2016-03-15 2016-07-27 株洲南车时代电气股份有限公司 一种速度传感器接线方法
MY205935A (en) * 2021-09-23 2024-11-21 Skyechip Sdn Bhd An apparatus and a method for synchronizing output clock signals across a plurality of phase-locked loops

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1248372A2 (en) * 2001-03-19 2002-10-09 Altera Corporation (a Delaware Corporation) Programmable logic device with high speed serial interface circuitry
CN1585273A (zh) * 2004-05-26 2005-02-23 中兴通讯股份有限公司 一种实现时钟互同步的方法
EP1133123B1 (en) * 2000-03-06 2006-11-15 Agilent Technologies, Inc. (a Delaware corporation) 64b/66b decoding, for packetized serial data

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7227918B2 (en) 2000-03-14 2007-06-05 Altera Corporation Clock data recovery circuitry associated with programmable logic device circuitry
US6750675B2 (en) 2001-09-17 2004-06-15 Altera Corporation Programmable logic devices with multi-standard byte synchronization and channel alignment for communication
US20040042504A1 (en) * 2002-09-03 2004-03-04 Khoury John Michael Aligning data bits in frequency synchronous data channels
US6831480B1 (en) * 2003-01-07 2004-12-14 Altera Corporation Programmable logic device multispeed I/O circuitry
US6724328B1 (en) 2003-06-03 2004-04-20 Altera Corporation Byte alignment for serial data receiver
US6946873B1 (en) 2004-03-26 2005-09-20 Network Equipment Technologies, Inc. Method and system for recovering and aligning synchronous data of multiple phase-misaligned groups of bits into a single synchronous wide bus
US8189729B2 (en) 2005-08-03 2012-05-29 Altera Corporation Wide range and dynamically reconfigurable clock data recovery architecture
US7539278B2 (en) 2005-12-02 2009-05-26 Altera Corporation Programmable transceivers that are able to operate over wide frequency ranges
US7411464B1 (en) 2006-05-08 2008-08-12 Altera Corporation Systems and methods for mitigating phase jitter in a periodic signal

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1133123B1 (en) * 2000-03-06 2006-11-15 Agilent Technologies, Inc. (a Delaware corporation) 64b/66b decoding, for packetized serial data
EP1248372A2 (en) * 2001-03-19 2002-10-09 Altera Corporation (a Delaware Corporation) Programmable logic device with high speed serial interface circuitry
CN1585273A (zh) * 2004-05-26 2005-02-23 中兴通讯股份有限公司 一种实现时钟互同步的方法

Also Published As

Publication number Publication date
US20110211621A1 (en) 2011-09-01
EP1845622A2 (en) 2007-10-17
US8787352B2 (en) 2014-07-22
EP1845622A3 (en) 2008-12-10
JP2007282183A (ja) 2007-10-25
US7616657B2 (en) 2009-11-10
US7940814B2 (en) 2011-05-10
CN101056100A (zh) 2007-10-17
US20070237186A1 (en) 2007-10-11
JP4476993B2 (ja) 2010-06-09
CN102882512A (zh) 2013-01-16
US20100058099A1 (en) 2010-03-04
CN101056100B (zh) 2012-12-05

Similar Documents

Publication Publication Date Title
CN102882512B (zh) 用于可编程逻辑器件的宽范围可编程能力的异构收发器体系结构
US8184651B2 (en) PLD architecture optimized for 10G Ethernet physical layer solution
EP2345167B1 (en) Multi-protocol channel-aggregated configurable transceiver in an integrated circuit
CA2353435C (en) Automatic detection of 8b/10b data rates
US7721027B2 (en) Physical layer device having a SERDES pass through mode
CN1767396B (zh) 可编程逻辑器件、接收机电路和发射机电路
US7602212B1 (en) Flexible high-speed serial interface architectures for programmable integrated circuit devices
TWI381694B (zh) 雙功能串列／解串器及其方法
EP1753142B1 (en) Serializer circuitry for high-speed serial data transmitters on programmable logic device integrated circuits
JP2006302277A (ja) プログラマブルロジックデバイスのシリアルインタフェースにおけるマルチデータレート
US8073005B1 (en) Method and apparatus for configuring signal lines according to idle codes
US6999407B2 (en) Speed negotiation device and method
US7304498B2 (en) Clock circuitry for programmable logic devices
US20030086644A1 (en) Field reconfigurable line cards for an optical transport system
CN101944913A (zh) 反串行器以及反串行器模块
US7728625B1 (en) Serial interface for programmable logic devices
US7706417B1 (en) Method of and circuit for generating a plurality of data streams
US7924184B1 (en) High-speed serial interface circuitry for programmable integrated circuit devices
US20050169300A1 (en) Apparatus and related method for serially implementing data transmission
CN111258946A (zh) 一种gtx与tlk2711系列芯片的通信方法
Pozniak et al. FPGA based, full-duplex, multi-channel, optical gigabit, synchronous data transceiver for TESLA technology LLRF control system
HK1133128B (en) Bifunctional serdes and its method
Handbook Section I. Stratix II GX Device Data Sheet
JP2008177716A (ja) 多重伝送装置及びそのバス容量の設定又は変更方法

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
TR01 Transfer of patent right

Effective date of registration: 20220831

Address after: California, USA

Patentee after: INTEL Corp.

Address before: California, USA

Patentee before: Altera Corp.

TR01 Transfer of patent right