CN102788951A - Automatic test equipment (ATE) test result judging method and ATE test method - Google Patents
Automatic test equipment (ATE) test result judging method and ATE test method Download PDFInfo
- Publication number
- CN102788951A CN102788951A CN2012103252698A CN201210325269A CN102788951A CN 102788951 A CN102788951 A CN 102788951A CN 2012103252698 A CN2012103252698 A CN 2012103252698A CN 201210325269 A CN201210325269 A CN 201210325269A CN 102788951 A CN102788951 A CN 102788951A
- Authority
- CN
- China
- Prior art keywords
- output
- expection
- waveform
- ate
- signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Abstract
The invention provides an automatic test equipment (ATE) test result judging method and an ATE test method. The ATE test result judging method based on output state of reading signals includes step1 starting a test; step2 executing specific signal expectation output modification; step3 executing comparison of waveform of test output signals and expected waveform; step4 recording invalid beat of specific signals; step5 processing recorded invalid test data, step6, acquiring expected code stream of the specific signals; step7, comparing the code stream information of the specific signals with the expected code stream; and step 8 comparing output waveform of other output signals with the expected waveform. The ATE test result judging method further includes step9 outputting comparison results of the code stream and the expected code stream and comparison results of other signal output waveform and the expected waveform according to the specific signals to obtain detailed test classification information output.
Description
Technical field
The present invention relates to the integrated circuit testing field, more particularly, the present invention relates to a kind ofly, in addition, the invention still further relates to a kind of ATE method of testing based on the ATE test result determination methods that reads the signal output state.
Background technology
Continuous increase along with the integrated circuit complicacy; To at ATE (automatic test equipment; ATE) the output result on judges and has proposed very high requirement; Propose a kind of novelly at present, realize some complicated and special output state is judged functions of integrated circuit based on the ATE test result determination methods that reads the signal output state, solve a lot of circuit functions can't be on ATE the problem of testing classification.
Traditionally, the ATE test result all is to be compared by the output and the expection output of the comparer in the ATE testing apparatus passage to measured device, obtains the result of test through (PASS) or test crash (FAIL).
But along with development of integrated circuits, the output of circuit also becomes increasingly complex, and causes the method for present ATE compare test can't satisfy its test request.With following two kinds of situation is example, the one, and IC interior is integrated a plurality of clock zones and variety of protocol, signal can't be at fixing beat output stationary state of set time during functional test.The 2nd, integrated internal module is also more and more, if these modules adopt the method for serial test, the test duration is longer; Can reduce testing efficiency; And the method for employing concurrent testing can only directly compare PASS or FAIL to test result, can't classify according to the test result of each module.
Therefore, hope can provide a kind of can the realization that some integrated circuit complicacies and special output state are judged, thereby realizes the ATE test result determination methods of the test function of complex chip.
Summary of the invention
Technical matters to be solved by this invention is to have above-mentioned defective in the prior art; Provide a kind of can the realization to judge with special output state to some integrated circuit are complicated, thus the test function of realization complex chip based on the ATE test result determination methods that reads signal condition.
According to a first aspect of the invention, provide a kind of based on the ATE test result determination methods that reads the signal output state, it comprises: first step: start test; Second step: carry out signal specific expection output modifications; Third step: carry out the comparison of waveform with the expection waveform of test output signal; The 4th step: the inefficacy beat of record signal specific; The 5th step: the failure testing data to record are handled; The 6th step: obtain signal specific expection code stream; The 7th step: the code stream information and the expection code stream of signal specific are compared; The 8th step: with other the output signal output waveform with the expection waveform compare.
Preferably; Saidly also comprise the 9th step:, obtain detailed testing classification information output according to the comparative result of signal specific output code flow and expection code stream and other signal output waveform comparative result with the expection waveform based on the ATE test result determination methods that reads the signal output state.
Preferably, in second step, to not fixedly the expection of the signal of beat output output make amendment, be revised as complete 0 or complete 1.
Preferably, in second step, only revise the expection output in the particular segment time.
Preferably, in the 4th step, signal specific output waveform and the inconsistent beat of expection waveform are carried out record.
Preferably, in the 5th step, to said the 4th step record to the inefficacy beat handle, with the synthetic output code flow of inefficacy tempo groups, and output code flow and correct expection code stream compared.
Preferably, in the 6th step, from the expection waveform, handle the expection code stream of the signal specific that obtains, said expection code stream is irrelevant with fixing beat.
Preferably, in the 7th step, will comprise the signal specific that can't export the set time and carry out data processing to obtain the code stream information of signal specific, code stream information and the comparison of expection code stream information with signal specific obtain detailed test result.
Preferably, in the 8th step, with other the comparer of output signal through ATE directly to output waveform and the comparison of expection waveform, with obtain testing through or the test result of test crash.
According to a second aspect of the invention, a kind of ATE method of testing is provided, it has adopted described according to a first aspect of the invention based on the ATE test result determination methods that reads the signal output state.
According to the present invention, when the output of some integrated circuit can't adopt direct ATE test relatively, become the irrelevant code stream information of concrete output time to the output state conversion process, then code stream information is compared judgement, obtain detailed test result accurately.Like this, just can solve the problem that at present a lot of integrated circuit outputs position is unfixing, the output state combination is difficult to judge more, for the testing yield, the testing efficiency that improve complicated integrated circuit good effect arranged all simultaneously.And the embodiment of the invention is disclosed can to solve the problem that existing test program development overlong time influences testing progress based on the ATE test result determination methods that reads the signal output state.
Description of drawings
In conjunction with accompanying drawing, and, will more easily more complete understanding be arranged and more easily understand its attendant advantages and characteristic the present invention through with reference to following detailed, wherein:
Fig. 1 schematically shows the process flow diagram based on the ATE test result determination methods that reads the signal output state according to the embodiment of the invention.
Need to prove that accompanying drawing is used to explain the present invention, and unrestricted the present invention.Notice that the accompanying drawing of expression structure possibly not be to draw in proportion.And in the accompanying drawing, identical or similar elements indicates identical or similar label.
Embodiment
In order to make content of the present invention clear more and understandable, content of the present invention is described in detail below in conjunction with specific embodiment and accompanying drawing.
Fig. 1 schematically shows the process flow diagram based on the ATE test result determination methods that reads the signal output state according to the embodiment of the invention.
As shown in Figure 1, comprise according to the ATE test result determination methods based on reading the signal output state of the embodiment of the invention:
First step S1: start test;
The second step S2: carry out signal specific expection output modifications.Particularly, can to some complicated with not fixedly the expection output of the signal of beat output make amendment, for example be revised as complete 0 or complete 1, and, preferably can revise the expection output in a period of time, the expection that also can revise in the whole time period is exported.The purpose of revising signal specific expection output be for ease with the code stream combined treatment of actual output waveform after relatively.
Third step S3: carry out the comparison of waveform with the expection waveform of test output signal.Particularly, the comparer in the ATE testing apparatus can compare judgement with the expection waveform to the waveform of output signal.
The 4th step S4: the inefficacy beat of record signal specific.Particularly, can the relatively back signal specific output waveform of ATE be carried out record with the expection inconsistent beat of waveform (inefficacy beat).
The 5th step S5: the failure testing data to record are handled.Particularly, can handle, the inefficacy tempo groups is synthesized output code flow, and output code flow and correct expection code stream are compared the inefficacy beat that the 4th step S4 records; Like this, the unfixed problem of output time can be avoided on the one hand, DCO result's bit stream data can be obtained showing according to code stream on the other hand.
The 6th step S6: obtain signal specific expection code stream.Particularly, can from the expection waveform, handle the expection code stream of the signal specific that obtains, said expection code stream is irrelevant with fixing beat.
The 7th step S7: the code stream information and the expection code stream of signal specific are compared.Particularly; For example; Can the signal specific that comprise complicated output information or can't export the set time be carried out data processing to obtain the code stream information of signal specific, can the code stream information of signal specific be compared with the expection code stream information thus, obtain detailed test result.
Like this, just can with ATE equipment can't be directly correct relatively the code stream information that the output waveform treatment conversion be and concrete output time is irrelevant, and expect that code stream information compares.
The 8th step S8: with other the output signal output waveform with the expection waveform compare.Particularly, can other output signal directly be compared output waveform and expection waveform through the comparer of ATE, obtain the test result of test through (PASS) or test crash (FAIL).
The 9th step 9: carry out testing classification, and output test result.Particularly, can obtain detailed testing classification information output according to signal specific output code flow and the comparative result of expection code stream and the comparative result of other signal output waveform and expection waveform.
The embodiment of the invention disclosed based on the ATE test result determination methods that reads the signal output state in; When the output of some integrated circuit can't adopt direct ATE test relatively; Become the irrelevant code stream information of concrete output time to the output state conversion process; Then code stream information is compared judgement, obtain detailed test result accurately.Like this, just can solve the problem that at present a lot of integrated circuit outputs position is unfixing, the output state combination is difficult to judge more, for the testing yield, the testing efficiency that improve complicated integrated circuit good effect arranged all simultaneously.And the embodiment of the invention is disclosed can to solve the problem that existing test program development overlong time influences testing progress based on the ATE test result determination methods that reads the signal output state.
According to another preferred embodiment of the invention, the present invention also provides a kind of ATE method of testing, and it has adopted above-mentioned based on the ATE test result determination methods that reads the signal output state.
In addition; Need to prove; Descriptions such as the term in the instructions " first ", " second ", " the 3rd " only are used for distinguishing each assembly, element, step of instructions etc., rather than are used to represent logical relation or ordinal relation between each assembly, element, the step etc.
It is understandable that though the present invention with the preferred embodiment disclosure as above, yet the foregoing description is not in order to limit the present invention.For any those of ordinary skill in the art; Do not breaking away under the technical scheme scope situation of the present invention; All the technology contents of above-mentioned announcement capable of using is made many possible changes and modification to technical scheme of the present invention, or is revised as the equivalent embodiment of equivalent variations.Therefore, every content that does not break away from technical scheme of the present invention, all still belongs in the scope of technical scheme protection of the present invention any simple modification, equivalent variations and modification that above embodiment did according to technical spirit of the present invention.
Claims (10)
1. one kind based on the ATE test result determination methods that reads the signal output state, it is characterized in that comprising:
First step: start test;
Second step: carry out signal specific expection output modifications;
Third step: carry out the comparison of waveform with the expection waveform of test output signal;
The 4th step: the inefficacy beat of record signal specific;
The 5th step: the failure testing data to record are handled;
The 6th step: obtain signal specific expection code stream;
The 7th step: the code stream information and the expection code stream of signal specific are compared;
The 8th step: with other the output signal output waveform with the expection waveform compare.
2. according to claim 1 based on the ATE test result determination methods that reads the signal output state; It is characterized in that also comprising the 9th step:, obtain detailed testing classification information output according to signal specific output code flow and the comparative result of expection code stream and the comparative result of other signal output waveform and expection waveform.
3. according to claim 1 and 2ly it is characterized in that based on the ATE test result determination methods that reads the signal output state, in second step, to not fixedly the expection output of the signal of beat output make amendment, be revised as complete 0 or complete 1.
4. according to claim 1 and 2ly it is characterized in that, in second step, only revise the expection output in the particular segment time based on the ATE test result determination methods that reads the signal output state.
5. according to claim 1 and 2ly it is characterized in that, in the 4th step, signal specific output waveform and the inconsistent beat of expection waveform are carried out record based on the ATE test result determination methods that reads the signal output state.
6. according to claim 1 and 2 based on the ATE test result determination methods that reads the signal output state; It is characterized in that; In the 5th step; To said the 4th step record to the inefficacy beat handle, with the synthetic output code flow of inefficacy tempo groups, and output code flow and correct expection code stream compared.
7. according to claim 1 and 2 based on the ATE test result determination methods that reads the signal output state; It is characterized in that; In the 6th step, from the expection waveform, handle the expection code stream of the signal specific that obtains, said expection code stream is irrelevant with fixing beat.
8. according to claim 1 and 2 based on the ATE test result determination methods that reads the signal output state; It is characterized in that; In the 7th step; To comprise the signal specific that can't export the set time and carry out data processing to obtain the code stream information of signal specific, code stream information and the comparison of expection code stream information with signal specific obtain detailed test result.
9. according to claim 1 and 2 based on the ATE test result determination methods that reads the signal output state; It is characterized in that; In the 8th step; With other the comparer of output signal through ATE directly to output waveform and the comparison of expection waveform, with obtain testing through or the test result of test crash.
10. an ATE method of testing is characterized in that having adopted according to one of claim 1 to 9 described based on the ATE test result determination methods that reads the signal output state.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201210325269.8A CN102788951B (en) | 2012-09-05 | 2012-09-05 | Automatic test equipment (ATE) test result judging method and ATE test method |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201210325269.8A CN102788951B (en) | 2012-09-05 | 2012-09-05 | Automatic test equipment (ATE) test result judging method and ATE test method |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN102788951A true CN102788951A (en) | 2012-11-21 |
| CN102788951B CN102788951B (en) | 2015-02-11 |
Family
ID=47154406
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201210325269.8A Active CN102788951B (en) | 2012-09-05 | 2012-09-05 | Automatic test equipment (ATE) test result judging method and ATE test method |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN102788951B (en) |
Cited By (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103760437A (en) * | 2014-01-07 | 2014-04-30 | 上海众人网络安全技术有限公司 | Method for testing display data of electronic cipherer COB circuit board |
| CN106771982A (en) * | 2017-01-20 | 2017-05-31 | 珠海全志科技股份有限公司 | Chip automatic test approach and system |
| CN109524055A (en) * | 2018-12-24 | 2019-03-26 | 上海华力集成电路制造有限公司 | Method and test macro based on SOC ATE positioning memory fail bit |
| CN110376430A (en) * | 2019-07-17 | 2019-10-25 | 广州市伟粤通讯设备有限公司 | A kind of communication component evaluation system based on big data |
| CN113539350A (en) * | 2021-06-17 | 2021-10-22 | 杭州加速科技有限公司 | ATE equipment self-checking based method and system |
| CN114325547A (en) * | 2021-12-24 | 2022-04-12 | 上海御渡半导体科技有限公司 | Detection device and method for ATE test channel |
Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH0996661A (en) * | 1995-07-21 | 1997-04-08 | Mitsubishi Electric Corp | Semiconductor test equipment |
| WO2007119485A1 (en) * | 2006-04-06 | 2007-10-25 | Advantest Corporation | Test device and test method |
| CN101202117A (en) * | 2006-12-13 | 2008-06-18 | 上海华虹Nec电子有限公司 | System and method for testing NVM chip |
| CN201434900Y (en) * | 2009-07-08 | 2010-03-31 | 天津渤海易安泰电子半导体测试有限公司 | Novel tester for integrated-circuit chip |
| CN102236066A (en) * | 2010-04-22 | 2011-11-09 | 上海华虹集成电路有限责任公司 | Method for realizing rapid debugging and locating of chip functional fault and debugging circuit |
| CN102540060A (en) * | 2010-12-27 | 2012-07-04 | 北京中电华大电子设计有限责任公司 | Digital integrated circuit chip testing system |
-
2012
- 2012-09-05 CN CN201210325269.8A patent/CN102788951B/en active Active
Patent Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH0996661A (en) * | 1995-07-21 | 1997-04-08 | Mitsubishi Electric Corp | Semiconductor test equipment |
| WO2007119485A1 (en) * | 2006-04-06 | 2007-10-25 | Advantest Corporation | Test device and test method |
| CN101202117A (en) * | 2006-12-13 | 2008-06-18 | 上海华虹Nec电子有限公司 | System and method for testing NVM chip |
| CN201434900Y (en) * | 2009-07-08 | 2010-03-31 | 天津渤海易安泰电子半导体测试有限公司 | Novel tester for integrated-circuit chip |
| CN102236066A (en) * | 2010-04-22 | 2011-11-09 | 上海华虹集成电路有限责任公司 | Method for realizing rapid debugging and locating of chip functional fault and debugging circuit |
| CN102540060A (en) * | 2010-12-27 | 2012-07-04 | 北京中电华大电子设计有限责任公司 | Digital integrated circuit chip testing system |
Non-Patent Citations (1)
| Title |
|---|
| 王帅: "基于LabVIEW的集成电路测试分析仪", 《现代电子技术》 * |
Cited By (11)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103760437A (en) * | 2014-01-07 | 2014-04-30 | 上海众人网络安全技术有限公司 | Method for testing display data of electronic cipherer COB circuit board |
| CN103760437B (en) * | 2014-01-07 | 2016-06-22 | 上海众人网络安全技术有限公司 | A kind of video data method of testing of electronic cipher device COB circuit board |
| CN106771982A (en) * | 2017-01-20 | 2017-05-31 | 珠海全志科技股份有限公司 | Chip automatic test approach and system |
| CN106771982B (en) * | 2017-01-20 | 2019-12-10 | 珠海全志科技股份有限公司 | Automatic chip testing method and system |
| CN109524055A (en) * | 2018-12-24 | 2019-03-26 | 上海华力集成电路制造有限公司 | Method and test macro based on SOC ATE positioning memory fail bit |
| CN110376430A (en) * | 2019-07-17 | 2019-10-25 | 广州市伟粤通讯设备有限公司 | A kind of communication component evaluation system based on big data |
| CN110376430B (en) * | 2019-07-17 | 2020-05-22 | 广州市伟粤通讯设备有限公司 | Communication components and parts test evaluation system based on big data |
| CN113539350A (en) * | 2021-06-17 | 2021-10-22 | 杭州加速科技有限公司 | ATE equipment self-checking based method and system |
| CN113539350B (en) * | 2021-06-17 | 2023-10-03 | 杭州加速科技有限公司 | ATE equipment self-checking method and system |
| CN114325547A (en) * | 2021-12-24 | 2022-04-12 | 上海御渡半导体科技有限公司 | Detection device and method for ATE test channel |
| WO2023115627A1 (en) * | 2021-12-24 | 2023-06-29 | 上海御渡半导体科技有限公司 | Detection apparatus and method for ate test channel |
Also Published As
| Publication number | Publication date |
|---|---|
| CN102788951B (en) | 2015-02-11 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN102788951A (en) | Automatic test equipment (ATE) test result judging method and ATE test method | |
| CN103207338B (en) | A kind of automotive electronics test platform based on Python script | |
| CN106531654B (en) | A kind of chip input pin test method and device | |
| US8829940B2 (en) | Method for testing a partially assembled multi-die device, integrated circuit die and multi-die device | |
| CN104950241B (en) | Integrated circuit and the method for setting up sweep test framework in integrated circuits | |
| CN1781082A (en) | A high performance serial bus testing method | |
| US9995788B2 (en) | Receiving addresses on moving TLR to R/TI when TDI high | |
| CN102214133A (en) | System for quickly diagnosing and testing computer hardware | |
| CN104765671A (en) | Method for verifying uart module by using reusable layered verification platform | |
| CN101373493A (en) | SOC chip logical verification method special for multimedia storage gateway | |
| CN101377793A (en) | SOC chip logic verification method for server safe monitoring management | |
| US8145963B2 (en) | Semiconductor integrated circuit device and delay fault testing method thereof | |
| CN104715095B (en) | A kind of method of graphical clock quality detection and analysis | |
| CN101680923B (en) | Electronic device and electronic device testing method | |
| CN102200565A (en) | Chip testing device | |
| CN101916305A (en) | Method for verifying complex pin chip | |
| CN206002659U (en) | Electronic equipment boundary scan testing device based on backboard | |
| CN101377794A (en) | Financial tax control SOC chip logic checking system | |
| CN203573309U (en) | Testing structure for embedded system memory | |
| CN103853068A (en) | Test control circuit for chip and corresponding method | |
| CN109752644B (en) | Mixed line detection method | |
| CN102645609B (en) | Joint test action group (JTAG) link circuit test device and test method of JTAG chain circuit test device | |
| TWI488246B (en) | Method for integrating testing resources and ic testing | |
| CN103605590A (en) | Novel built-in system memory testing structure and method | |
| Choudhury et al. | Accelerating CDC Verification Closure on Gate-Level Designs |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant |