CN102683276B - 一种像素驱动电路及其制备方法、阵列基板 - Google Patents

一种像素驱动电路及其制备方法、阵列基板 Download PDF

Info

Publication number
CN102683276B
CN102683276B CN201210054258.0A CN201210054258A CN102683276B CN 102683276 B CN102683276 B CN 102683276B CN 201210054258 A CN201210054258 A CN 201210054258A CN 102683276 B CN102683276 B CN 102683276B
Authority
CN
China
Prior art keywords
tft
layer
grid
drive tft
switching tft
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201210054258.0A
Other languages
English (en)
Other versions
CN102683276A (zh
Inventor
姜春生
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
BOE Technology Group Co Ltd
Original Assignee
BOE Technology Group Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by BOE Technology Group Co Ltd filed Critical BOE Technology Group Co Ltd
Priority to CN201210054258.0A priority Critical patent/CN102683276B/zh
Publication of CN102683276A publication Critical patent/CN102683276A/zh
Priority to PCT/CN2012/085169 priority patent/WO2013127206A1/zh
Priority to US14/124,763 priority patent/US9099497B2/en
Application granted granted Critical
Publication of CN102683276B publication Critical patent/CN102683276B/zh
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007Multistep manufacturing processes
    • H01L29/66969Multistep manufacturing processes of devices having semiconductor bodies not comprising group 14 or group 13/15 materials
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/12Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
    • H01L27/1214Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
    • H01L27/1222Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition, shape or crystalline structure of the active layer
    • H01L27/1225Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition, shape or crystalline structure of the active layer with semiconductor materials not belonging to the group IV of the periodic table, e.g. InGaZnO
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/12Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
    • H01L27/1214Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
    • H01L27/124Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition, shape or layout of the wiring layers specially adapted to the circuit arrangement, e.g. scanning lines in LCD pixel circuits
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/12Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
    • H01L27/1214Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
    • H01L27/1259Multistep manufacturing methods
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/78Field effect transistors with field effect produced by an insulated gate
    • H01L29/786Thin film transistors, i.e. transistors with a channel being at least partly a thin film
    • H01L29/7869Thin film transistors, i.e. transistors with a channel being at least partly a thin film having a semiconductor body comprising an oxide semiconductor material, e.g. zinc oxide, copper aluminium oxide, cadmium stannate

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Manufacturing & Machinery (AREA)
  • Ceramic Engineering (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Chemical & Material Sciences (AREA)
  • Thin Film Transistor (AREA)
  • Liquid Crystal (AREA)

Abstract

本发明公开了一种像素驱动电路及其制备方法及阵列基板,像素驱动电路包括开关TFT和驱动TFT该方法包括:在基板上依次同时制作开关TFT和驱动TFT的栅极、栅绝缘GI层、氧化物半导体层、ESL层;同时开关TFT和驱动TFT的源极/漏极金属,经刻蚀所述开关TFT的漏极金属延伸覆盖在驱动TFT的栅极上方的GI层上;沉积保护层,利用过孔工艺将过孔处的保护层、开关TFT的漏极金属及GI层刻蚀掉,露出驱动TFT的栅极;在过孔处沉积连接开关TFT的漏极及驱动TFT的栅极的氧化铟锡ITO层。本发明增加了背板的开口率且降低了干刻刻蚀比的开发及工艺的复杂性。

Description

一种像素驱动电路及其制备方法、阵列基板
技术领域
本发明涉及显示技术领域,尤其涉及一种像素驱动电路及其制备方法、阵列基板。
背景技术
AMOLED(Active Matrix/Organic Light Emitting Diode,是有源矩阵/有机发光二极体面板)显示器的像素驱动电路通常采用TFT(Thin Film Transistor,薄膜场效应晶体管),TFT作为驱动OLED(Organic Light-Emitting Diode,有机发光二极管)、PLED(polymer light-emitting diode,高分子发光二极管)面板,与非晶硅相比,其载流子浓度是非晶硅的十倍。另外,TFT可通过溅射Sputter的方法制备,因此导入时无需大幅改变现有的液晶面板生产线。同时,由于没有离子注入及激光晶化等设备的限制,相对于多晶硅技术,更有利于大面积的玻璃背板的生产。
像素驱动电路包含两个TFT和一个存储电容,其中一个为开关TFT(Switching TFT),另一个为驱动TFT(Driving TFT)。在扫描线开启时,开关TFT的栅极上施加一定电压,电流从栅极流向漏极,并通过ITO层传输到驱动TFT,使驱动TFT导通,电流从栅极流向漏极,驱动TFT与存储电容连接,从而为电容充电,当扫描线关闭时,存储于电容中的电压仍能保持驱动TFT在导通状态,故能在一个画面内维持OLED的固定电流。
Switching TFT和Driving TFT由于处于不同层,因此Switching TFT和Driving TFT的跳层连接技术是关键技术。目前主要采用以下两种方式:
方式1:如图1-1~图1-7所示,主要包括以下过程:
在玻璃基板上沉积Switching TFT和Driving TFT的栅极(Gate)金属101并刻蚀,沉积栅绝缘(GI)层102,形成图1-1所示的截面图形;
在GI层102上Switching TFT的位置沉积氧化铟镓锌(IGZO)层103,利用湿法刻蚀对IGZO层103进行刻蚀,随后沉积ESL(刻蚀阻挡层)层104并刻蚀,形成如图1-2所示截面图形;
利用干刻技术,在Driving TFT的Gate金属101上的GI层102开口,形成如图1-3所示截面图形,并沉积Switching TFT的源极/漏极(S/D)金属105和Driving TFT的S/D(图中未示出),形成如图1-4所示截面图形;
然后沉积保护层(PVX层)106,形成如图1-5所示截面图形;进行过孔(Via Hole)刻蚀,露出Switching TFT的漏极和Driving TFT的栅极,形成如图1-6所示的截面图形;沉积ITO(Indium Tin Oxide,氧化铟锡)层107,形成如图1-7所示的截面图形,从而实现Switching TFT和Driving TFT的跳层连接。
此方法虽然可以实现Switching TFT和Driving TFT的跳层的可靠连接,但在Driving TFT的Gate金属的GI层上开口时,是需要在图1-2上添加一张掩膜MASK,采用掩膜工艺进行开口,不利于节约成本且降低了制备效率。
方式2:在玻璃基板上沉积Switching TFT和Driving TFT的Gate金属101并刻蚀,沉积GI层102,形成图1-1所示的截面图形;
在GI层102上Switching TFT的位置沉积IGZO层103,利用湿法刻蚀对IGZO层103进行刻蚀,沉积ESL层104并刻蚀,形成如图1-2所示截面图形;
沉积Switching TFT的源极/漏极(S/D)金属105和Driving TFT的S/D(图中未示出),随后沉积保护层106,形成如图2-1所示截面图形;进行过孔Via Hole刻蚀,利用干刻工艺采用的气氛环境对漏极(Drain)金属(如钼Mo金属)及GI层(纳米二氧化硅SiOx)、保护层(氮化硅SiNx)的不同的刻蚀比,在保证Drain金属未被刻蚀掉的前提下,将Driving TFT的Gate金属上的GI层刻蚀干净并形成通孔,形成如图2-2所示截面图形;随后沉积ITO层107,形成如图2-3所示截面图形,实现Switching TFT和Driving TFT的跳层连接。
虽然采用此方法可以减少一张MASK,但需要调节干刻工艺,提高干刻气氛对Mo金属及SiOx、SiNx的不同的刻蚀比,增加了工艺的复杂性。
发明内容
本发明提供一种像素驱动电路及其制备方法及阵列基板,用以高效率地实现开关TFT和驱动TFT的跳层连接。
本发明提供一种像素驱动电路的制备方法,所述像素驱动电路包括开关薄膜场效应晶体管TFT和驱动TFT包括:
在基板上依次同时制作开关TFT和驱动TFT的栅极、栅绝缘GI层、氧化物半导体层、刻蚀阻挡ESL层;
同时沉积开关TFT和驱动TFT的源极/漏极金属,经刻蚀所述开关TFT的漏极金属延伸覆盖在驱动TFT的栅极上方的GI层上;
沉积保护层,利用过孔工艺将过孔处的保护层、开关TFT的漏极金属及GI层刻蚀掉,露出驱动TFT的栅极;
在过孔处沉积连接开关TFT的漏极及驱动TFT的栅极的氧化铟锡ITO层。
本发明提供一种像素驱动电路,所述像素驱动电路包括开关薄膜场效应晶体管TFT和驱动TFT,所述开关TFT和驱动TFT均包括栅极、栅绝缘GI层、氧化物半导体层、刻蚀阻挡ESL层、源极/漏极,所述开关TFT的漏极经氧化铟锡ITO层与所述驱动TFT的栅极连接在一起,所述像素驱动电路采用上述像素驱动电路制备方法制备得到。
本发明提供一种阵列基板,所述阵列基板包括采用上述像素驱动电路制备方法制备得到的像素驱动电路。
利用本发明所提供的像素驱动电路及其制备方法及阵列基板,具有以下有益效果: 
1)由于仅在驱动TFT的栅极上方开口,增加了背板的开口率;
2)由于仅在驱动TFT的栅极上方开口,刻蚀时不需要考虑对不同处刻蚀时的刻蚀比,减少SiOx及Mo金属的干刻刻蚀比的开发及工艺的复杂性;
3)在增加背板开口率和减少工艺复杂性的条件下,保证一个像素内,Switching TFT和Driving TFT的跳层连接。
附图说明
图1-1~图1-7为现有技术中采用方式1制备像素驱动电路过程中得到的截面图;
图2-1~图2-3为现有技术中采用方式2制备像素驱动电路过程中得到的截面图;
图3为本发明实施例像素驱动电路制备方法流程图;
图4-1~图4-4为本发明实施例像素驱动电路制备方法过程中得到的截面图;
图5为本发明实施例制备的像素驱动电路的俯视图。
具体实施方式
下面结合附图和实施例对本发明提供的像素驱动电路及其制备方法及阵列基板进行详细地说明。
本发明实施例提供的像素驱动电路的制备方法,所述像素驱动电路包括开关薄膜场效应晶体管TFT和驱动TFT,如图3所示,包括:
步骤301,在基板上依次同时制作开关TFT和驱动TFT的栅极、栅绝缘GI层、氧化物半导体层、刻蚀阻挡ESL层;
显示器的每个像素内具有一个像素驱动电路,像素驱动电路包括开关TFT和驱动TFT,开关TFT和驱动TFT采用相同的结构,不同的是开关TFT与数据扫描线连接,驱动TFT与存储电容连接。
步骤302,同时沉积开关TFT和驱动TFT的源极/漏极金属,经刻蚀所述开关TFT的漏极金属延伸覆盖在驱动TFT的栅极上方的GI层上;
在ESL上沉积开关TFT和驱动TFT的源极/漏极(S/D)金属,这样,在 开关TFT/驱动TFT的栅极上施加一定电压时,电流从开关TFT/驱动TFT的源极流向漏极。
步骤303,沉积保护层;
具体地,沉积的保护层覆盖整个阵列基板表面。
步骤304,利用过孔工艺将过孔处的保护层、开关TFT的漏极金属及GI层刻蚀掉,露出驱动TFT的栅极;
步骤305,在过孔处沉积连接开关TFT的漏极及驱动TFT的栅极的氧化铟锡ITO层。
本发明实施例提供的像素驱动电路制备方法,在开关TFT和驱动TFT的制作过程中,采用延长Switching TFT的Drain金属并覆盖在Driving TFT的Gate金属上,利用刻蚀技术在此位置上方开口,将保护层、S/D层及GI层刻蚀掉,形成通孔,使得Gate金属露于背板表面,然后沉积ITO,实现Switching TFT和Driving TFT的跳层连接,可见,由于本发明实施例可以优化以下问题:
1)由于仅在驱动TFT的栅极上方开口,增加了背板的开口率;
2)由于仅在驱动TFT上方开口,刻蚀时不需要考虑对不同处刻蚀时的刻蚀比,减少SiOx及Mo金属的干刻刻蚀比的开发及工艺的复杂性;
3)在增加背板开口率和减少工艺复杂性的条件下,保证一个像素内,Switching TFT和Driving TFT的跳层连接。
实施例1
下面结合图4-1~图4-4详细说明本发明实施例提供的像素电路的指标方法,详细过程如下:
1)在玻璃基板上沉积Gate金属并刻蚀,制作出开关TFT和驱动TFT的栅极201;
具体地,这里的栅极201包括开关TFT的栅极和驱动TFT的栅极,具体的刻蚀过程可以采用现有方法,这里不再详述。
优选地,具体采用金属钼Mo,或者采用钼Mo/铝Al/钼Mo制作开关TFT 和驱动TFT的栅极,其中Mo/Al/Mo是三层金属,分别是Mo金属层、Al层及Mo金属层,两层Mo金属起保护作用,而Al层起导电作用。
2)沉积开关TFT和驱动TFT的栅绝缘(GI)层202;
优选地,沉积的栅绝缘层202覆盖整个玻璃基板表面。
具体采用氮化硅SiNx或氧化硅SiOx制作GI层。
3)在GI层上沉积开关TFT和驱动TFT的氧化物半导体层203并进行刻蚀;
优选地,氧化物半导体层203可以采用氧化铟镓锌IGZO,也可采用氧化镓锌IZO等。
优选地,沉积IGZO层并利用湿法刻蚀进行刻蚀,刻蚀后的IGZO层在开关TFT和驱动TFT的栅极上方,且驱动TFT的栅极上方部分区域未被覆盖IGZO层,以方便开关TFT与驱动TFT的跳层连接。
本实施例为了清楚地表示开关TFT和驱动TFT的跳层连接,图4-1给出的是驱动TFT的栅极上方部分区域未被覆盖IGZO层的切面图。
4)在IGZO层上沉积刻蚀阻挡ESL层204并进行刻蚀;
优选地,刻蚀后的ESL层在开关TFT和驱动TFT的栅极上方,由于是在IGZO层上沉积ESL层,而驱动TFT的栅极上方部分区域未被覆盖IGZO层,因此驱动TFT的栅极上方部分区域也未被覆盖ESL层,以方便开关TFT与驱动TFT的跳层连接,ESL层具体采用氧化硅SiOx制作ESL层。
5)沉积开关TFT和驱动TFT的源极S/漏极D金属,经刻蚀所述开关TFT的漏极金属205延伸覆盖在驱动TFT的栅极上方的GI层上;
本发明实施例中,优选采用溅射Sputter技术沉积S/D金属并刻蚀,经过刻蚀后,保证Switching TFT的漏极Drain金属205覆盖在Driving TFT的gate金属上,得到如图4-1所示的截面图形,优选地,S/D金属采用金属Mo或采用Mo/Al/Mo,具体的刻蚀技术采用现有方法刻蚀过程即可,这里不再详述。
6)沉积保护层(PVX层)206;
如图4-2所示,本实施例中沉积的保护层206覆盖整个玻璃基板表面,优选地,具体采用氮化硅SiNx或氧化硅SiOx制作保护层。
7)采用干刻工艺在驱动TFT的栅极上方进行过孔Via Hole刻蚀,将ViaHole处的保护层、开关TFT的漏极金属及GI层刻蚀掉,形成通孔,露出驱动TFT的栅极,得到如图4-3所示的截面图形。
8)在过孔处沉积氧化铟锡ITO207,实现Switching TFT和Driving TFT的跳层连接,得到如图4-4所示的截面图形。
至此,制作出像素驱动电路的驱动TFT和驱动TFT并实现了跳层连接,进一步地,该像素驱动电路还包括存储电容,将驱动TFT与存储电容连接,从而能够实现像素驱动电路的功能,如图5所示一个像素内像素驱动电路的俯视图,开关TFT的漏极206通过过孔与驱动TFT的栅极连接。
实施例2
1)在玻璃基板上沉积Gate金属并刻蚀,制作出开关TFT和驱动TFT的栅极201;
具体地,这里的栅极201包括开关TFT的栅极和驱动TFT的栅极,具体的刻蚀过程可以采用现有方法,这里不再详述。
优选地,具体采用金属钼Mo,或者采用钼Mo/铝Al/钼Mo制作开关TFT和驱动TFT的栅极。
2)沉积开关TFT和驱动TFT的栅绝缘(GI)层202;
优选地,沉积的栅绝缘层202覆盖整个玻璃基板表面。
具体采用氮化硅SiNx或氧化硅SiOx制作GI层。
3)在GI层上沉积开关TFT和驱动TFT的氧化物半导体层203并进行刻蚀;
优选地,沉积IGZO层并利用湿法刻蚀进行刻蚀,刻蚀后的IGZO层在开关TFT和驱动TFT的栅极上方,且驱动TFT的栅极上方部分区域G未被覆盖IGZO层,以方便开关TFT与驱动TFT的跳层连接。 
4)在IGZO层上沉积刻蚀阻挡ESL层204并进行刻蚀;
优选地,刻蚀后的ESL层在开关TFT和驱动TFT的栅极上方,由于是在IGZO层上沉积ESL层,而驱动TFT的栅极上方部分区域未被覆盖IGZO层,因此驱动TFT的栅极上方部分区域也未被覆盖ESL层,以方便开关TFT与驱动TFT的跳层连接,ESL层具体采用氧化硅SiOx制作ESL层。
本实施例为了清楚地表示开关TFT和驱动TFT的跳层连接,图4-1给出的是驱动TFT的栅极上方部分区域未被覆盖ESL层的切面图。
5)沉积开关TFT和驱动TFT的源极S/漏极D金属,经刻蚀所述开关TFT的漏极金属205延伸覆盖在驱动TFT的栅极上方的GI层上;
本发明实施例中,优选采用溅射Sputter技术沉积S/D金属并刻蚀,经过刻蚀后,保证Switching TFT的漏极Drain金属205覆盖在Driving TFT的gate金属上,得到如图4-1所示的截面图形,优选地,S/D金属采用金属Mo或采用Mo/Al/Mo,具体的刻蚀技术采用现有方法刻蚀过程即可,这里不再详述。
6)沉积保护层206;
如图4-2所示,本实施例中沉积的保护层206覆盖整个玻璃基板表面,优选地,具体采用氮化硅SiNx或氧化硅SiOx制作保护层。
7)在驱动TFT的栅极上方进行过孔Via Hole刻蚀,采用干刻工艺将过孔Via Hole处的保护层刻蚀掉,然后利用湿刻工艺将过孔Via Hole处的开关TFT的漏极金属完全刻蚀掉,最后利用干刻工艺将过孔处的GI层刻蚀掉,形成通孔,露出驱动TFT的栅极,得到如图4-3所示的截面图形。
8)在过孔处沉积氧化铟锡ITO207,实现Switching TFT和Driving TFT的跳层连接,得到如图4-4所示的截面图形。
本发明实施例上提及的湿刻工艺和干刻工艺具体可以采用现有工艺流程实现,这里不再详述刻蚀过程。
本发明实施例中还提供一种像素驱动电路,所述像素驱动电路包括开关薄膜场效应晶体管TFT和驱动TFT,所述开关TFT和驱动TFT均包括栅极、栅 绝缘GI层、氧化物半导体层、刻蚀阻挡ESL层、源极/漏极,所述开关TFT的漏极经氧化铟锡ITO层与所述驱动TFT的栅极连接在一起,所述像素驱动电路采用本发明实施例所提供的像素驱动电路制备方法制备得到,Switching TFT和Driving TFT共用一个通孔实现跳层连接,由于仅使用一个通孔,因此增加了背板的开口率。
本发明实施例还提供了一种阵列基板,所述阵列基板包括采用本发明实施例所提供的像素驱动电路制备方法得到的像素驱动电路。
显然,本领域的技术人员可以对本发明进行各种改动和变型而不脱离本发明的精神和范围。这样,倘若本发明的这些修改和变型属于本发明权利要求及其等同技术的范围之内,则本发明也意图包含这些改动和变型在内。

Claims (10)

1.一种像素驱动电路的制备方法,所述像素驱动电路包括开关薄膜场效应晶体管TFT和驱动TFT,其特征在于,包括:
在基板上依次制作开关TFT和驱动TFT的栅极、开关TFT和驱动TFT的栅绝缘层、开关TFT和驱动TFT的氧化物半导体层、开关TFT和驱动TFT的刻蚀阻挡层;
同时沉积开关TFT和驱动TFT的源极/漏极金属,经刻蚀所述开关TFT的漏极金属延伸覆盖在驱动TFT的栅极上方的栅绝缘层上;
沉积保护层,利用过孔工艺将过孔处的保护层、开关TFT的漏极金属及栅绝缘层刻蚀掉,露出驱动TFT的栅极;
在过孔处沉积连接开关TFT的漏极及驱动TFT的栅极的氧化铟锡ITO层。
2.如权利要求1所述的方法,其特征在于,利用过孔工艺将过孔处的保护层、开关TFT的漏极金属及栅绝缘层刻蚀掉,具体包括:
采用干刻工艺在驱动TFT的栅极上方进行过孔刻蚀,将过孔处的保护层、开关TFT的漏极金属及栅绝缘层刻蚀掉,露出驱动TFT的栅极;或者
在驱动TFT的栅极上方进行过孔刻蚀,采用干刻工艺将过孔处的保护层刻蚀掉,然后利用湿刻工艺将过孔处的开关TFT的漏极金属刻蚀掉,最后利用干刻工艺将过孔处的栅绝缘层刻蚀掉,露出驱动TFT的栅极。
3.如权利要求1所述的方法,其特征在于,制作氧化物半导体层和刻蚀阻挡层具体包括:
在栅绝缘层上沉积氧化物半导体层并利用湿法刻蚀进行刻蚀,刻蚀后的氧化物半导体层在开关TFT和驱动TFT的栅极上方,且驱动TFT的栅极上方部分区域未被覆盖氧化物半导体层;
在氧化物半导体层上沉积刻蚀阻挡层并进行刻蚀,刻蚀后的刻蚀阻挡层在开关TFT的栅极和驱动TFT的栅极上方,且驱动TFT的栅极上方未被覆盖氧化物半导体层的区域未被覆盖刻蚀阻挡层。
4.如权利要求1所述的方法,其特征在于,具体采用金属钼Mo,或者采用钼Mo/铝Al/钼Mo制作开关TFT的栅极及驱动TFT的栅极。
5.如权利要求1所述的方法,其特征在于,具体采用氮化硅SiNx或氧化硅SiOx制作栅绝缘层。
6.如权利要求1所述的方法,其特征在于,具体采用氧化硅SiOx制作刻蚀阻挡层。
7.如权利要求1所述的方法,其特征在于,具体采用氮化硅SiNx或氧化硅SiOx制作保护层。
8.如权利要求1所述的方法,其特征在于,所述像素驱动电路还包括存储电容,还包括:
将所述驱动TFT与存储电容连接。
9.一种采用如权利要求1-8任一项所述的像素驱动电路制备方法得到的像素驱动电路,其特征在于,所述像素驱动电路包括开关薄膜场效应晶体管TFT和驱动TFT,所述开关TFT和驱动TFT均包括栅极、栅绝缘层、氧化物半导体层、刻蚀阻挡层、源极/漏极,所述开关TFT的漏极经驱动TFT栅极上方的通孔上的氧化铟锡ITO层与所述驱动TFT的栅极连接在一起。
10.一种阵列基板,其特征在于,所述阵列基板包括权利要求9所述像素驱动电路。
CN201210054258.0A 2012-03-02 2012-03-02 一种像素驱动电路及其制备方法、阵列基板 Active CN102683276B (zh)

Priority Applications (3)

Application Number Priority Date Filing Date Title
CN201210054258.0A CN102683276B (zh) 2012-03-02 2012-03-02 一种像素驱动电路及其制备方法、阵列基板
PCT/CN2012/085169 WO2013127206A1 (zh) 2012-03-02 2012-11-23 一种像素驱动电路及其制备方法、阵列基板
US14/124,763 US9099497B2 (en) 2012-03-02 2012-11-23 Pixel drive circuit and preparation method therefor, and array substrate

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201210054258.0A CN102683276B (zh) 2012-03-02 2012-03-02 一种像素驱动电路及其制备方法、阵列基板

Publications (2)

Publication Number Publication Date
CN102683276A CN102683276A (zh) 2012-09-19
CN102683276B true CN102683276B (zh) 2015-03-11

Family

ID=46814990

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201210054258.0A Active CN102683276B (zh) 2012-03-02 2012-03-02 一种像素驱动电路及其制备方法、阵列基板

Country Status (3)

Country Link
US (1) US9099497B2 (zh)
CN (1) CN102683276B (zh)
WO (1) WO2013127206A1 (zh)

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR101462539B1 (ko) * 2010-12-20 2014-11-18 삼성디스플레이 주식회사 그라펜을 이용한 유기발광표시장치
CN103996618B (zh) * 2014-05-09 2017-01-18 上海大学 Tft电极引线制造方法
CN104347643B (zh) * 2014-09-04 2017-07-28 上海天马微电子有限公司 驱动电路及其形成方法、有机发光显示装置及其形成方法
CN106229297B (zh) * 2016-09-18 2019-04-02 深圳市华星光电技术有限公司 Amoled像素驱动电路的制作方法
CN107068613A (zh) 2016-12-30 2017-08-18 深圳市华星光电技术有限公司 Oled显示装置的阵列基板及其制作方法
KR20200089794A (ko) * 2019-01-17 2020-07-28 삼성디스플레이 주식회사 표시 장치와 그의 제조 방법
US11349052B2 (en) * 2019-02-05 2022-05-31 Facebook Technologies, Llc Bonding interface for hybrid TFT-based micro display projector
JP2022087574A (ja) * 2020-12-01 2022-06-13 株式会社ジャパンディスプレイ 表示装置

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101276107A (zh) * 2007-03-30 2008-10-01 乐金显示有限公司 具有感测功能的液晶显示装置及其制造方法

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR101427581B1 (ko) * 2007-11-09 2014-08-07 삼성디스플레이 주식회사 유기 발광 표시 장치 및 그 제조 방법
US7786481B2 (en) * 2008-08-26 2010-08-31 Lg Display Co., Ltd. Organic light emitting diode display and fabricating method thereof
WO2010032638A1 (en) * 2008-09-19 2010-03-25 Semiconductor Energy Laboratory Co., Ltd. Display device
TWI489628B (zh) * 2009-04-02 2015-06-21 Semiconductor Energy Lab 半導體裝置和其製造方法
US20110101302A1 (en) * 2009-11-05 2011-05-05 University Of Southern California Wafer-scale fabrication of separated carbon nanotube thin-film transistors
CN102629008B (zh) * 2011-03-30 2014-08-27 京东方科技集团股份有限公司 一种薄膜晶体管液晶显示面板及其制作方法
CN102981340B (zh) * 2012-12-11 2015-11-25 京东方科技集团股份有限公司 一种液晶显示器的阵列基板及制造方法
CN103000632B (zh) * 2012-12-12 2015-08-05 京东方科技集团股份有限公司 一种cmos电路结构、其制备方法及显示装置

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101276107A (zh) * 2007-03-30 2008-10-01 乐金显示有限公司 具有感测功能的液晶显示装置及其制造方法

Also Published As

Publication number Publication date
US9099497B2 (en) 2015-08-04
CN102683276A (zh) 2012-09-19
US20140103343A1 (en) 2014-04-17
WO2013127206A1 (zh) 2013-09-06

Similar Documents

Publication Publication Date Title
CN102683276B (zh) 一种像素驱动电路及其制备方法、阵列基板
US10446711B2 (en) Thin film transistor array substrate and method for manufacturing the same
CN103219391B (zh) 一种薄膜晶体管及其制作方法、阵列基板和显示装置
CN102867839B (zh) 有机电致发光显示装置的阵列基板及其制造方法
CN101908537B (zh) 用于显示设备的阵列基板及其制造方法
CN109166896A (zh) 显示面板及其制作方法
CN103208525B (zh) 一种薄膜晶体管及其制造方法、阵列基板和显示器件
CN106057735B (zh) Tft背板的制作方法及tft背板
CN109256396A (zh) 一种透明显示基板及透明显示面板
WO2016023294A1 (zh) 阵列基板及制备方法和显示装置
CN103077957B (zh) 主动矩阵式有机发光二极管显示装置及其制作方法
CN104810382A (zh) Amoled背板的制作方法及其结构
CN104659285A (zh) 适用于amoled的tft背板制作方法及结构
CN103715267A (zh) 薄膜晶体管、tft阵列基板及其制造方法和显示装置
CN104253159A (zh) 薄膜晶体管及制备方法、阵列基板及制备方法和显示装置
CN104716091A (zh) 阵列基板的制备方法、阵列基板和有机发光显示器件
CN104952791A (zh) Amoled显示器件的制作方法及其结构
CN104465788A (zh) 薄膜晶体管及制备方法、阵列基板及制备方法、显示装置
CN104900654A (zh) 双栅极氧化物半导体tft基板的制作方法及其结构
CN104681629A (zh) 薄膜晶体管、阵列基板及其各自的制备方法、显示装置
CN103489920A (zh) 一种薄膜晶体管及其制备方法、阵列基板和显示装置
CN104064679A (zh) 像素结构
CN109427820A (zh) 一种基板及其制备方法、显示面板
WO2016123979A1 (zh) 薄膜晶体管及其制备方法、阵列基板和显示装置
CN104157608B (zh) Tft基板的制作方法及其结构

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant