CN102597909B - 管理资源以促进现用处理器的数量的改变 - Google Patents

管理资源以促进现用处理器的数量的改变 Download PDF

Info

Publication number
CN102597909B
CN102597909B CN201080050596.6A CN201080050596A CN102597909B CN 102597909 B CN102597909 B CN 102597909B CN 201080050596 A CN201080050596 A CN 201080050596A CN 102597909 B CN102597909 B CN 102597909B
Authority
CN
China
Prior art keywords
state
memorizer
process unit
graphic process
gpu
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201080050596.6A
Other languages
English (en)
Chinese (zh)
Other versions
CN102597909A (zh
Inventor
D·戈特沃特
O·霍多尔科夫斯基
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
ATI Technologies ULC
Advanced Micro Devices Inc
Original Assignee
ATI Technologies ULC
Advanced Micro Devices Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by ATI Technologies ULC, Advanced Micro Devices Inc filed Critical ATI Technologies ULC
Publication of CN102597909A publication Critical patent/CN102597909A/zh
Application granted granted Critical
Publication of CN102597909B publication Critical patent/CN102597909B/zh
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26Power supply means, e.g. regulation thereof
    • G06F1/32Means for saving power
    • G06F1/3203Power management, i.e. event-based initiation of a power-saving mode
    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00Arrangements for program control, e.g. control units
    • G06F9/06Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46Multiprogramming arrangements
    • G06F9/50Allocation of resources, e.g. of the central processing unit [CPU]
    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26Power supply means, e.g. regulation thereof
    • G06F1/32Means for saving power
    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26Power supply means, e.g. regulation thereof
    • G06F1/32Means for saving power
    • G06F1/3203Power management, i.e. event-based initiation of a power-saving mode
    • G06F1/3234Power saving characterised by the action undertaken
    • G06F1/325Power saving in peripheral device
    • G06F1/3265Power saving in display device
    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26Power supply means, e.g. regulation thereof
    • G06F1/32Means for saving power
    • G06F1/3203Power management, i.e. event-based initiation of a power-saving mode
    • G06F1/3234Power saving characterised by the action undertaken
    • G06F1/3287Power saving characterised by the action undertaken by switching off individual functional units in the computer system
    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00Digital computers in general; Data processing equipment in general
    • G06F15/76Architectures of general purpose stored program computers
    • G06F15/80Architectures of general purpose stored program computers comprising an array of processing units with common control, e.g. single instruction multiple data processors
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2360/00Aspects of the architecture of display systems
    • G09G2360/12Frame memory handling
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G5/00Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
    • G09G5/36Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators characterised by the display of a graphic pattern, e.g. using an all-points-addressable [APA] memory
    • G09G5/363Graphics controllers
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02DCLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D10/00Energy efficient computing, e.g. low power processors, power management or thermal management

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • Software Systems (AREA)
  • Power Sources (AREA)
  • Image Processing (AREA)
  • Hardware Redundancy (AREA)
CN201080050596.6A 2009-09-09 2010-09-08 管理资源以促进现用处理器的数量的改变 Active CN102597909B (zh)

Applications Claiming Priority (5)

Application Number Priority Date Filing Date Title
US24087209P 2009-09-09 2009-09-09
US61/240,872 2009-09-09
US12/695,863 US8305380B2 (en) 2009-09-09 2010-01-28 Managing resources to facilitate altering the number of active processors
US12/695,863 2010-01-28
PCT/US2010/048093 WO2011031732A1 (en) 2009-09-09 2010-09-08 Managing resources to facilitate altering the number of active processors

Publications (2)

Publication Number Publication Date
CN102597909A CN102597909A (zh) 2012-07-18
CN102597909B true CN102597909B (zh) 2016-08-03

Family

ID=43647397

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201080050596.6A Active CN102597909B (zh) 2009-09-09 2010-09-08 管理资源以促进现用处理器的数量的改变

Country Status (7)

Country Link
US (1) US8305380B2 (https=)
EP (1) EP2476037B1 (https=)
JP (1) JP5416842B2 (https=)
KR (1) KR101633030B1 (https=)
CN (1) CN102597909B (https=)
IN (1) IN2012DN02815A (https=)
WO (1) WO2011031732A1 (https=)

Families Citing this family (24)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9818073B2 (en) 2009-07-17 2017-11-14 Honeywell International Inc. Demand response management system
US8782190B2 (en) 2009-07-17 2014-07-15 Honeywell International, Inc. Demand response management system
US9137050B2 (en) * 2009-07-17 2015-09-15 Honeywell International Inc. Demand response system incorporating a graphical processing unit
US9124535B2 (en) 2009-07-17 2015-09-01 Honeywell International Inc. System for using attributes to deploy demand response resources
WO2012045191A1 (en) * 2010-10-05 2012-04-12 Intel Corporation System and method for multiple native software applications user interface composition
US9153001B2 (en) 2011-01-28 2015-10-06 Honeywell International Inc. Approach for managing distribution of automated demand response events in a multi-site enterprise
US8924752B1 (en) 2011-04-20 2014-12-30 Apple Inc. Power management for a graphics processing unit or other circuit
US10817043B2 (en) * 2011-07-26 2020-10-27 Nvidia Corporation System and method for entering and exiting sleep mode in a graphics subsystem
US8892919B2 (en) 2011-12-14 2014-11-18 Ati Technologies Ulc Method and apparatus for power management of a processor in a virtual environment
US10095295B2 (en) 2011-12-14 2018-10-09 Advanced Micro Devices, Inc. Method and apparatus for power management of a graphics processing core in a virtual environment
TWI449921B (zh) * 2011-12-21 2014-08-21 Acer Inc 調整電能消耗的裝置及其方法
US9390461B1 (en) * 2012-05-08 2016-07-12 Apple Inc. Graphics hardware mode controls
US20140081704A1 (en) 2012-09-15 2014-03-20 Honeywell International Inc. Decision support system based on energy markets
CN103793038B (zh) * 2012-10-29 2016-06-01 英业达科技有限公司 电子装置与电源控制方法
US9389850B2 (en) 2012-11-29 2016-07-12 Honeywell International Inc. System and approach to manage versioning of field devices in a multi-site enterprise
US10346931B2 (en) 2013-07-11 2019-07-09 Honeywell International Inc. Arrangement for communicating demand response resource incentives
US9989937B2 (en) 2013-07-11 2018-06-05 Honeywell International Inc. Predicting responses of resources to demand response signals and having comfortable demand responses
US9691076B2 (en) 2013-07-11 2017-06-27 Honeywell International Inc. Demand response system having a participation predictor
US20150091912A1 (en) * 2013-09-27 2015-04-02 Nvidia Corporation Independent memory heaps for scalable link interface technology
US9665078B2 (en) 2014-03-25 2017-05-30 Honeywell International Inc. System for propagating messages for purposes of demand response
US10776895B2 (en) * 2017-02-10 2020-09-15 Apple Inc. GPU power and performance management
US10541556B2 (en) 2017-04-27 2020-01-21 Honeywell International Inc. System and approach to integrate and manage diverse demand response specifications for multi-site enterprises
US11157064B2 (en) 2017-09-28 2021-10-26 Intel Corporation Techniques to dynamically enable and disable accelerator devices in compute environments
CN114123457B (zh) * 2021-12-01 2024-11-22 新华三信息技术有限公司 一种供电方法、装置及设备

Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20040068620A1 (en) * 2002-10-03 2004-04-08 Van Doren Stephen R. Directory structure permitting efficient write-backs in a shared memory computer system
US20040215987A1 (en) * 2003-04-25 2004-10-28 Keith Farkas Dynamically selecting processor cores for overall power efficiency
US20070091099A1 (en) * 2005-10-18 2007-04-26 Via Technologies, Inc. Event memory assisted synchronization in multi-GPU graphics subsystem
WO2007140404A2 (en) * 2006-05-30 2007-12-06 Ati Technologies Ulc Device having multiple graphics subsystems and reduced power consumption mode, software and methods
US20080034238A1 (en) * 2006-08-03 2008-02-07 Hendry Ian C Multiplexed graphics architecture for graphics power management
WO2009038902A1 (en) * 2007-09-20 2009-03-26 Apple Inc. Switching between graphics sources to facilitate power management and/or security
US20090153528A1 (en) * 2007-12-13 2009-06-18 Orr Stephen J Settings control in devices comprising at least two graphics processors

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH11202988A (ja) * 1998-01-13 1999-07-30 Hitachi Ltd システム消費電力制御方法
US7015919B1 (en) * 2002-01-08 2006-03-21 Apple Computer, Inc. Virtualization of graphics resources
US7019752B1 (en) * 2003-06-04 2006-03-28 Apple Computer, Inc. Method and apparatus for frame buffer management
JP4402622B2 (ja) * 2004-07-01 2010-01-20 パナソニック株式会社 マルチプロセッサ制御装置、その制御方法及び集積回路
US8199155B2 (en) * 2006-11-22 2012-06-12 Nvidia Corporation System, method, and computer program product for saving power in a multi-graphics processor environment
EP2243080B1 (en) * 2007-12-13 2016-09-21 Advanced Micro Devices, Inc. Driver architecture for computing device having multiple graphics subsystems, reduced power consumption modes, software and methods
KR100969322B1 (ko) * 2008-01-10 2010-07-09 엘지전자 주식회사 멀티 그래픽 컨트롤러를 구비한 데이터 처리 장치 및 이를이용한 데이터 처리 방법
US8615647B2 (en) * 2008-02-29 2013-12-24 Intel Corporation Migrating execution of thread between cores of different instruction set architecture in multi-core processor and transitioning each core to respective on / off power state
US8266398B2 (en) * 2008-05-22 2012-09-11 Oracle America, Inc. Method and apparatus for preserving memory contents during a power outage
US20100211958A1 (en) * 2009-02-17 2010-08-19 Sun Microsystems, Inc. Automated resource load balancing in a computing system

Patent Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20040068620A1 (en) * 2002-10-03 2004-04-08 Van Doren Stephen R. Directory structure permitting efficient write-backs in a shared memory computer system
US20040215987A1 (en) * 2003-04-25 2004-10-28 Keith Farkas Dynamically selecting processor cores for overall power efficiency
US20070091099A1 (en) * 2005-10-18 2007-04-26 Via Technologies, Inc. Event memory assisted synchronization in multi-GPU graphics subsystem
WO2007140404A2 (en) * 2006-05-30 2007-12-06 Ati Technologies Ulc Device having multiple graphics subsystems and reduced power consumption mode, software and methods
US20080034238A1 (en) * 2006-08-03 2008-02-07 Hendry Ian C Multiplexed graphics architecture for graphics power management
WO2009038902A1 (en) * 2007-09-20 2009-03-26 Apple Inc. Switching between graphics sources to facilitate power management and/or security
US20090153528A1 (en) * 2007-12-13 2009-06-18 Orr Stephen J Settings control in devices comprising at least two graphics processors

Also Published As

Publication number Publication date
JP2013504810A (ja) 2013-02-07
US8305380B2 (en) 2012-11-06
EP2476037A1 (en) 2012-07-18
US20110057936A1 (en) 2011-03-10
IN2012DN02815A (https=) 2015-07-24
KR20120062891A (ko) 2012-06-14
KR101633030B1 (ko) 2016-07-01
CN102597909A (zh) 2012-07-18
JP5416842B2 (ja) 2014-02-12
EP2476037B1 (en) 2016-10-26
WO2011031732A1 (en) 2011-03-17

Similar Documents

Publication Publication Date Title
CN102597909B (zh) 管理资源以促进现用处理器的数量的改变
CN102597908B (zh) 禁用装置的方法和装置
US8839012B2 (en) Power management in multi-GPU systems
US9696771B2 (en) Methods and systems for operating multi-core processors
CN101149640B (zh) 低功耗电脑操作系统及方法
JP5960842B2 (ja) ハイブリッドなライトスルー/ライトバックキャッシュポリシーマネージャ、ならびに関連するシステムおよび方法
TWI245180B (en) Computer readable medium, computer system and method for reducing power consumption in a computer system
US8555099B2 (en) Device having multiple graphics subsystems and reduced power consumption mode, software and methods
US10754558B2 (en) Vehicular device
JP5254194B2 (ja) ハイブリッド・グラフィック・ディスプレイ電力管理
US20100235662A1 (en) Server power manager and method for dynamically managing server power consumption
KR20090040410A (ko) 다중 그래픽 하위시스템과 전력 소비 절감 모드를 가진 장치, 소프트웨어 및 방법
JP2012150815A (ja) 複数の回路における性能パラメータの整合
TWI224728B (en) Method and related apparatus for maintaining stored data of a dynamic random access memory
CN108885486A (zh) 增强型动态时钟和电压缩放(dcvs)方案
US20230004400A1 (en) System and method for providing system level sleep state power savings
CN105426209B (zh) 一种移动终端的开机启动方法与装置
US7624287B2 (en) Adaptive power state management
JP6071647B2 (ja) 情報処理装置、動作状態制御方法及びプログラム
KR20230164087A (ko) 활용된 전원에 기초한 그래픽 프로세싱 유닛(gpu) 선택
CN103246342B (zh) 电子设备及其电源管理方法

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant