CN102428556B - 具有用于所有阱间和阱内隔离的深沟槽隔离区并且具有到达相邻装置扩散区和下面的浮置阱区之间的结的共享接触的集成电路装置 - Google Patents

具有用于所有阱间和阱内隔离的深沟槽隔离区并且具有到达相邻装置扩散区和下面的浮置阱区之间的结的共享接触的集成电路装置 Download PDF

Info

Publication number
CN102428556B
CN102428556B CN201080021329.6A CN201080021329A CN102428556B CN 102428556 B CN102428556 B CN 102428556B CN 201080021329 A CN201080021329 A CN 201080021329A CN 102428556 B CN102428556 B CN 102428556B
Authority
CN
China
Prior art keywords
region
type
trap
diffusion region
source area
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201080021329.6A
Other languages
English (en)
Chinese (zh)
Other versions
CN102428556A (zh
Inventor
B.A.安德森
A.布赖恩特
E.J.诺瓦克
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Core Usa Second LLC
GlobalFoundries Inc
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Publication of CN102428556A publication Critical patent/CN102428556A/zh
Application granted granted Critical
Publication of CN102428556B publication Critical patent/CN102428556B/zh
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D89/00—Aspects of integrated devices not covered by groups H10D84/00 - H10D88/00
    • H10D89/10—Integrated device layouts
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B10/00—Static random access memory [SRAM] devices
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B10/00—Static random access memory [SRAM] devices
    • H10B10/12—Static random access memory [SRAM] devices comprising a MOSFET load element
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01—Manufacture or treatment
    • H10D84/0123—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs
    • H10D84/0126—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs
    • H10D84/0151—Manufacturing their isolation regions
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01—Manufacture or treatment
    • H10D84/0123—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs
    • H10D84/0126—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs
    • H10D84/0156—Manufacturing their doped wells
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01—Manufacture or treatment
    • H10D84/02—Manufacture or treatment characterised by using material-based technologies
    • H10D84/03—Manufacture or treatment characterised by using material-based technologies using Group IV technology, e.g. silicon technology or silicon-carbide [SiC] technology
    • H10D84/038—Manufacture or treatment characterised by using material-based technologies using Group IV technology, e.g. silicon technology or silicon-carbide [SiC] technology using silicon technology, e.g. SiGe
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/80—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs
    • H10D84/82—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs of only field-effect components
    • H10D84/83—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs of only field-effect components of only insulated-gate FETs [IGFET]
    • H10D84/85—Complementary IGFETs, e.g. CMOS

Landscapes

  • Semiconductor Memories (AREA)
  • Element Separation (AREA)
  • Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
CN201080021329.6A 2009-05-28 2010-05-04 具有用于所有阱间和阱内隔离的深沟槽隔离区并且具有到达相邻装置扩散区和下面的浮置阱区之间的结的共享接触的集成电路装置 Active CN102428556B (zh)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US12/473,324 US7902608B2 (en) 2009-05-28 2009-05-28 Integrated circuit device with deep trench isolation regions for all inter-well and intra-well isolation and with a shared contact to a junction between adjacent device diffusion regions and an underlying floating well section
US12/473,324 2009-05-28
PCT/US2010/033469 WO2010138278A2 (en) 2009-05-28 2010-05-04 Integrated circuit device with deep trench isolation regions for all inter-well and intra-well isolation and with a shared contact to a junction between adjacent device diffusion regions and an underlying floating well section

Publications (2)

Publication Number Publication Date
CN102428556A CN102428556A (zh) 2012-04-25
CN102428556B true CN102428556B (zh) 2014-03-12

Family

ID=43219260

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201080021329.6A Active CN102428556B (zh) 2009-05-28 2010-05-04 具有用于所有阱间和阱内隔离的深沟槽隔离区并且具有到达相邻装置扩散区和下面的浮置阱区之间的结的共享接触的集成电路装置

Country Status (7)

Country Link
US (1) US7902608B2 (https=)
EP (1) EP2401761A4 (https=)
JP (1) JP5561801B2 (https=)
CN (1) CN102428556B (https=)
CA (1) CA2757776A1 (https=)
TW (1) TW201104840A (https=)
WO (1) WO2010138278A2 (https=)

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8183639B2 (en) * 2010-10-07 2012-05-22 Freescale Semiconductor, Inc. Dual port static random access memory cell layout
DE112011104408B4 (de) 2010-12-15 2025-09-18 Efficient Power Conversion Corporation Halbleitervorrichtungen mit rückseitiger Isolierung
JP5891678B2 (ja) * 2011-09-22 2016-03-23 ソニー株式会社 電気光学装置および表示装置
US10529866B2 (en) 2012-05-30 2020-01-07 X-Fab Semiconductor Foundries Gmbh Semiconductor device
US9214378B2 (en) 2012-06-29 2015-12-15 International Business Machines Corporation Undercut insulating regions for silicon-on-insulator device
US9478736B2 (en) * 2013-03-15 2016-10-25 International Business Machines Corporation Structure and fabrication of memory array with epitaxially grown memory elements and line-space patterns
US9105691B2 (en) * 2013-04-09 2015-08-11 International Business Machines Corporation Contact isolation scheme for thin buried oxide substrate devices
US11037937B2 (en) * 2019-11-20 2021-06-15 Globalfoundries U.S. Inc. SRAM bit cells formed with dummy structures
US11349009B2 (en) * 2020-06-15 2022-05-31 Taiwan Semiconductor Manufacturing Co., Ltd. High-k gate dielectric

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3628069A (en) * 1968-04-30 1971-12-14 Ibm Integrated circuit having monolithic inversely operated transistors
US4395812A (en) * 1980-02-04 1983-08-02 Ibm Corporation Forming an integrated circuit
US4949142A (en) * 1984-12-18 1990-08-14 Claudio Contiero Integrated N-channel power MOS bridge circuit
US5156989A (en) * 1988-11-08 1992-10-20 Siliconix, Incorporated Complementary, isolated DMOS IC technology
CN1674291A (zh) * 2004-03-23 2005-09-28 联华电子股份有限公司 深沟渠式电容以及单晶体管静态随机存取内存单元的结构
US20070222024A1 (en) * 2006-03-22 2007-09-27 Infineon Technologies Ag Integrated circuit and production method

Family Cites Families (32)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS553691A (en) * 1978-06-13 1980-01-11 Ibm Integrated circuit having junction field effect transistor
US4994406A (en) * 1989-11-03 1991-02-19 Motorola Inc. Method of fabricating semiconductor devices having deep and shallow isolation structures
JPH03192763A (ja) * 1989-12-21 1991-08-22 Nec Corp 半導体記憶装置
JPH0831954A (ja) * 1994-07-20 1996-02-02 Hitachi Ltd 半導体集積回路装置
JP3329640B2 (ja) * 1995-10-10 2002-09-30 株式会社東芝 半導体装置の製造方法
US5692281A (en) * 1995-10-19 1997-12-02 International Business Machines Corporation Method for making a dual trench capacitor structure
US5937288A (en) * 1997-06-30 1999-08-10 Siemens Aktiengesellschaft CMOS integrated circuits with reduced substrate defects
US5930633A (en) * 1997-07-23 1999-07-27 Taiwan Semiconductor Manufacturing Company, Ltd. Integrated butt-contact process in shallow trench isolation
US5843816A (en) * 1997-07-28 1998-12-01 Taiwan Semiconductor Manufacturing Company, Ltd. Integrated self-aligned butt contact process flow and structure for six transistor full complementary metal oxide semiconductor static random access memory cell
US6057186A (en) * 1998-07-31 2000-05-02 Taiwan Semiconductor Manufacturing Company Method for improving the butted contact resistance of an SRAM by double Vcc implantation
TW400614B (en) * 1998-11-06 2000-08-01 United Microelectronics Corp The manufacture method of Shallow Trench Isolation(STI)
US6624459B1 (en) * 2000-04-12 2003-09-23 International Business Machines Corp. Silicon on insulator field effect transistors having shared body contact
US6303413B1 (en) * 2000-05-03 2001-10-16 Maxim Integrated Products, Inc. Method of forming a shallow and deep trench isolation (SDTI) suitable for silicon on insulator (SOI) substrates
US6297127B1 (en) * 2000-06-22 2001-10-02 International Business Machines Corporation Self-aligned deep trench isolation to shallow trench isolation
US6667226B2 (en) * 2000-12-22 2003-12-23 Texas Instruments Incorporated Method and system for integrating shallow trench and deep trench isolation structures in a semiconductor device
US6661049B2 (en) * 2001-09-06 2003-12-09 Taiwan Semiconductor Manufacturing Co., Ltd Microelectronic capacitor structure embedded within microelectronic isolation region
US6885080B2 (en) * 2002-02-22 2005-04-26 International Business Machines Corporation Deep trench isolation of embedded DRAM for improved latch-up immunity
US6900091B2 (en) * 2002-08-14 2005-05-31 Advanced Analogic Technologies, Inc. Isolated complementary MOS devices in epi-less substrate
US8089129B2 (en) * 2002-08-14 2012-01-03 Advanced Analogic Technologies, Inc. Isolated CMOS transistors
US6833602B1 (en) * 2002-09-06 2004-12-21 Lattice Semiconductor Corporation Device having electrically isolated low voltage and high voltage regions and process for fabricating the device
US6864151B2 (en) * 2003-07-09 2005-03-08 Infineon Technologies Ag Method of forming shallow trench isolation using deep trench isolation
KR100539243B1 (ko) * 2003-10-04 2005-12-27 삼성전자주식회사 부분 에스오아이 기판에 구현된 에스램 소자
US7042044B2 (en) * 2004-02-18 2006-05-09 Koucheng Wu Nor-type channel-program channel-erase contactless flash memory on SOI
US7019348B2 (en) * 2004-02-26 2006-03-28 Taiwan Semiconductor Manufacturing Co., Ltd. Embedded semiconductor product with dual depth isolation regions
US7009237B2 (en) * 2004-05-06 2006-03-07 International Business Machines Corporation Out of the box vertical transistor for eDRAM on SOI
US7282771B2 (en) * 2005-01-25 2007-10-16 International Business Machines Corporation Structure and method for latchup suppression
EP1722421A3 (fr) * 2005-05-13 2007-04-18 Stmicroelectronics Sa Photodiode intégrée de type à substrat flottant
US7663237B2 (en) * 2005-12-27 2010-02-16 Taiwan Semiconductor Manufacturing Company, Ltd. Butted contact structure
US7494850B2 (en) * 2006-02-15 2009-02-24 International Business Machines Corporation Ultra-thin logic and backgated ultra-thin SRAM
US7586147B2 (en) * 2006-04-17 2009-09-08 Taiwan Semiconductor Manufacturing Co. Ltd. Butted source contact and well strap
US7737526B2 (en) * 2007-03-28 2010-06-15 Advanced Analogic Technologies, Inc. Isolated trench MOSFET in epi-less semiconductor sustrate
US11126608B2 (en) 2018-01-31 2021-09-21 Salesforce.Com, Inc. Techniques and architectures for partition mapping in a multi-node computing environment

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3628069A (en) * 1968-04-30 1971-12-14 Ibm Integrated circuit having monolithic inversely operated transistors
US4395812A (en) * 1980-02-04 1983-08-02 Ibm Corporation Forming an integrated circuit
US4949142A (en) * 1984-12-18 1990-08-14 Claudio Contiero Integrated N-channel power MOS bridge circuit
US5156989A (en) * 1988-11-08 1992-10-20 Siliconix, Incorporated Complementary, isolated DMOS IC technology
CN1674291A (zh) * 2004-03-23 2005-09-28 联华电子股份有限公司 深沟渠式电容以及单晶体管静态随机存取内存单元的结构
US20070222024A1 (en) * 2006-03-22 2007-09-27 Infineon Technologies Ag Integrated circuit and production method

Also Published As

Publication number Publication date
JP5561801B2 (ja) 2014-07-30
TW201104840A (en) 2011-02-01
US7902608B2 (en) 2011-03-08
WO2010138278A3 (en) 2011-02-03
US20100301419A1 (en) 2010-12-02
EP2401761A4 (en) 2012-04-25
WO2010138278A2 (en) 2010-12-02
CN102428556A (zh) 2012-04-25
CA2757776A1 (en) 2010-12-02
EP2401761A2 (en) 2012-01-04
JP2012528484A (ja) 2012-11-12

Similar Documents

Publication Publication Date Title
CN102428556B (zh) 具有用于所有阱间和阱内隔离的深沟槽隔离区并且具有到达相邻装置扩散区和下面的浮置阱区之间的结的共享接触的集成电路装置
US9780097B2 (en) Dual-port SRAM devices and methods of manufacturing the same
US8624295B2 (en) SRAM devices utilizing strained-channel transistors and methods of manufacture
KR100243715B1 (ko) 공핍부가 합체된 고립 웰의 fet를 가진 cmos 구조물 및 그 제조 방법
US20030203546A1 (en) SOI transistor element having an improved backside contact and method of forming the same
US9620507B2 (en) Silicon-on-nothing transistor semiconductor structure with channel epitaxial silicon-germanium region
US8710549B2 (en) MOS device for eliminating floating body effects and self-heating effects
JP2005514771A (ja) ボディ結合型絶縁膜上シリコン半導体デバイス及びその方法
US20160013205A1 (en) Dual sti integrated circuit including fdsoi transistors and method for manufacturing the same
US10032679B1 (en) Self-aligned doping in source/drain regions for low contact resistance
US10199392B2 (en) FinFET device having a partially dielectric isolated fin structure
US6633067B2 (en) Compact SOI body contact link
CN100530644C (zh) 半导体集成电路及其制造方法
US7338867B2 (en) Semiconductor device having contact pads and method for manufacturing the same
CN109545802B (zh) 一种绝缘体上半导体器件结构和形成方法
JP2010232361A (ja) 半導体記憶装置
US20260114026A1 (en) Semiconductor device in forksheet transistor structure including passive device and bspdn structure
KR100663349B1 (ko) 선택적 에피택시얼 성장 기술 및 부분 평탄화 기술을사용하여 박막 트랜지스터들을 갖는 반도체 집적회로를제조하는 방법들 및 그에 의해 제조된 반도체 집적회로들
US20160197087A1 (en) Mask read-only memory device and fabrication method thereof

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant
TR01 Transfer of patent right
TR01 Transfer of patent right

Effective date of registration: 20171114

Address after: Grand Cayman, Cayman Islands

Patentee after: GLOBALFOUNDRIES INC.

Address before: American New York

Patentee before: Core USA second LLC

Effective date of registration: 20171114

Address after: American New York

Patentee after: Core USA second LLC

Address before: New York grams of Armand

Patentee before: International Business Machines Corp.