CN102394216A - Metal-oxide-metal capacitor manufacturing method - Google Patents

Metal-oxide-metal capacitor manufacturing method Download PDF

Info

Publication number
CN102394216A
CN102394216A CN201110392608XA CN201110392608A CN102394216A CN 102394216 A CN102394216 A CN 102394216A CN 201110392608X A CN201110392608X A CN 201110392608XA CN 201110392608 A CN201110392608 A CN 201110392608A CN 102394216 A CN102394216 A CN 102394216A
Authority
CN
China
Prior art keywords
metal
oxide
low
electric capacity
silica
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN201110392608XA
Other languages
Chinese (zh)
Other versions
CN102394216B (en
Inventor
毛智彪
胡友存
徐强
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shanghai Huali Microelectronics Corp
Original Assignee
Shanghai Huali Microelectronics Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shanghai Huali Microelectronics Corp filed Critical Shanghai Huali Microelectronics Corp
Priority to CN 201110392608 priority Critical patent/CN102394216B/en
Publication of CN102394216A publication Critical patent/CN102394216A/en
Application granted granted Critical
Publication of CN102394216B publication Critical patent/CN102394216B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Abstract

The invention introduces a metal-oxide-metal (MOM) capacitor manufacturing method. A mixing layer of low-K media and high-K silicon oxide is formed, a metal groove is formed in the low-K media and high-K silicon oxide by utilizing traditional photoetching process, metal is filled in the metal groove, a high-performance MOM capacitor structure is realized in a high-K material silicon oxide area, and the mutual connection of the low-K media in other areas is realized. The way of PECVD (Plasma Enhanced Chemical Vapor Deposition) and oxygen containing gas treatment circulation is adopted for forming the high-K silicon oxide, and silicon hydrogen bond in the silicon oxide can be effectively removed. Compared with a traditional single-K medium structure, the MOM capacitor manufacturing method can effectively improve the capacitance of an inner capacitor, and can improve various characteristics such as breakdown voltage, current leakage, and the like of the MOM capacitor, and the electrical uniformity of all devices.

Description

A kind of manufacture method of metal-oxide-metal electric capacity
Technical field
The present invention relates to microelectronic, particularly relate to a kind of manufacture method of metal-oxide-metal electric capacity.
Background technology
Capacitor is electronic devices and components commonly used in the integrated circuit, also is the important composition unit of integrated circuit, and it can be widely used in memory, microwave, and radio frequency, smart card is in the chips such as high pressure and filtering.At present, the capacitor that widely adopts in the chip is metal-insulator-metal type (MIM) capacitor that is parallel to silicon chip substrate.Wherein metal adopts the copper compatible mutually with metal interconnected technology, aluminium etc. usually; Mostly insulator is the dielectric substance silica or the silicon nitride of high-k (k); Plasma enhanced chemical vapor deposition method (PECVD, Plasma Enhanced Chemical Vapor Deposition) is because of the low thin film deposition that is widely used in the metal interconnected technology of its depositing temperature.Utilize residual a large amount of si-h bond (Si-H) in silica that the PECVD method makes or the silicon nitride film; Make and have more electric charge in it; This causes this silica or the silicon nitride film uniformity aspect electrical thickness relatively poor, and the MIM capacitor that utilizes this silica or silicon nitride film to make also can be corresponding relatively poor aspect each electrical characteristics such as puncture voltage, leakage current.
In addition, along with improving constantly of very lagre scale integrated circuit (VLSIC) integrated level, the continuous scaled down of device feature size, also corresponding the dwindling of capacitor sizes of making in the circuit, to the uniformity that electric capacity is made, coherence request is more strict.And along with the minimizing of device size, and performance is to the demand of big electric capacity, and how under limited area, obtaining highdensity electric capacity also becomes an attractive problem.
Publication number is that the Chinese patent of CN101577227A discloses a kind of method of improving aluminium-silicon nitride-tantalum thing capacitor performance; Handle silicon nitride film through oxygen-containing gas; The quantity of electric charge in the silicon nitride film that forms is less, has improved the electrical thickness of silicon nitride film and the uniformity of physical thickness, and the MIM electric capacity that adopts the method formation is in puncture voltage; Each electrical characteristics aspect such as leakage current makes moderate progress, but does not obtain highdensity electric capacity.Therefore, how under limited area, to obtain highdensity electric capacity and be still urgent problem in the present technical development.
Summary of the invention
Technical problem to be solved by this invention provides a kind of formation method of metal-oxide-metal electric capacity; Under limited area, to obtain highdensity electric capacity; And can improve the electric capacity of layer inner capacitor effectively, improve each electrical characteristics such as puncture voltage, leakage current of metal-oxide-metal (MOM) capacitor and the electricity uniformity between each device thereof.
For addressing the above problem, the present invention provides a kind of manufacture method of metal-oxide-metal electric capacity, said method comprising the steps of:
Substrate is provided;
The low k value dielectric layer of deposition on substrate;
Mode through plasma enhanced chemical vapor deposition and oxygen-containing gas processing two steps circulation on low k value dielectric layer forms silica;
Remove a part of silica on the low k value dielectric layer through photoetching and etching, the silica that is kept is used for follow-up formation metal-oxide-metal electric capacity;
At the low k value dielectric layer of said structure surface deposition;
Utilize cmp to remove the unnecessary low k value dielectric layer of silicon oxide surface top;
Through photoetching be etched in low k value dielectric layer and the silica and form metallic channel respectively;
In metallic channel, fill metal.
Preferable, the reacting gas that said plasma enhanced chemical vapor deposition adopts comprises silane and nitrous oxide.
Preferable; The flow of said silane is between 500sccm to 600sccm; The flow of said nitrous oxide is between 9000sccm to 15000sccm, and the flow-rate ratio of silane and nitrous oxide is between 1: 15 to 1: 30, and rate of film build is between 1500 nm/minute to 5000 nm/minute.
Preferable, said oxygen-containing gas is handled the oxygen-containing gas that is adopted and is comprised nitric oxide, nitrous oxide, carbon monoxide or carbon dioxide.
Preferable, the oxygen-containing gas flow that said oxygen-containing gas processing is adopted is between 2000sccm to 6000sccm, and treatment temperature is between 300 degrees centigrade to 600 degrees centigrade.
Preferable, said mode through plasma enhanced chemical vapor deposition and oxygen-containing gas processing two steps circulation forms in the process of silica, and the silicon oxide thickness of each deposition is 1 nanometer to 10 nanometer.
The present invention then carries out the photoetching etching of traditional handicraft through forming the mixed layer of low k value medium and high k value silica, realizes the MOM structure in high k value region of silicon oxide, realizes low k value interconnection in other zones; Well improved the electric capacity in the capacitor unit are, improved capacitor density, also further improved the performance of MOM capacitor, thereby satisfied of the requirement of constantly microminiaturized chip high performance capacitors.
Description of drawings
Fig. 1 forms the method flow diagram of MOM electric capacity for the embodiment of the invention;
Fig. 2 A~2F is the method sketch map that the embodiment of the invention forms MOM electric capacity.
Embodiment
For make above-mentioned purpose of the present invention, feature and advantage can be more obviously understandable, does detailed explanation below in conjunction with the accompanying drawing specific embodiments of the invention.
The present invention proposes the process of a kind of making metal-oxide-metal (MOM) capacitor.Please, prepare the flow chart of MOM capacitor formation method for the present invention with reference to Fig. 1.
Step 201: substrate 1 is provided; The substrate 1 that is provided in the present embodiment can be simple silicon substrate, also can form the silicon substrate of semiconductor device for the surface.
Step 202: shown in Fig. 2 A, the low k value dielectric layer 2 of deposition on substrate 1.Said low k value dielectric layer 2 adopts chemical vapor deposition or spin coating process to form, and dielectric constant is 2~3.
Step 203: shown in Fig. 2 B, the oxide of the high k value of deposition on low k value dielectric layer 2, the preferred silica 3 that adopts among the present invention.In order to improve silica 3 films that conventional P ECVD method makes in the uniformity aspect the electrical thickness; The mode that adopts PECVD method cvd silicon oxide and oxygen-containing gas cycle of treatment to carry out among the present invention; After promptly depositing one deck silica 3, carry out oxygen-containing gas subsequently and handle, and then cvd silicon oxide 3; Carry out oxygen-containing gas again and handle, so circulation; The silicon oxide thickness of each deposition is 1 nanometer to 10 nanometer, until the silica of deposition reaches till the thickness that needs in the technology.Wherein, The reacting gas that PECVD adopts is silane and nitrous oxide; The process conditions of reaction are that the flow of silane is between 500sccm to 600sccm; The flow of nitrous oxide is between 9000sccm to 15000sccm, and the flow-rate ratio of silane and nitrous oxide is between 1: 15 to 1: 30, and rate of film build is between 1500 nm/minute to 5000 nm/minute; Oxygen-containing gas is handled the oxygen-containing gas that is adopted and is comprised nitric oxide, nitrous oxide, carbon monoxide or carbon dioxide, and the flow of oxygen-containing gas is between 2000 to 6000sccm, and treatment temperature is between 300 to 600 degrees centigrade.And then silica through the deposition skim also carries out the oxygen-containing gas processing to it, can remove the si-h bond Si-H in the silicon oxide film fully, and so circulation can obtain the good silica of electrical thickness evenness.
Step 204: shown in Fig. 2 C, remove a part of silica on the low k value dielectric layer through photoetching and etching, the silica that is kept is used for follow-up formation metal-oxide-metal electric capacity.
Step 205: shown in Fig. 2 D, deposit low k value dielectric layer 2 once more on the said structure surface.
Step 206: utilize cmp to remove the unnecessary low k value medium 2 in silica 3 surfaces, form the mixed layer of low k value medium and silica.
Step 207: shown in Fig. 2 E, in low k value dielectric layer 2 and silica 3, form metallic channel 4a, 4b respectively, wherein, the metallic channel 4a in the low k value dielectric layer 2 is used to form interconnection, and the metallic channel 4b in the silica 3 is used for follow-up formation capacitor plate.Metallic channel 4b in the silica 3 can evenly offer a plurality of, and the degree of depth of metallic channel 4b equals the degree of depth of silica 3, and promptly the bottom-exposed of metallic channel 4b goes out to hang down k value dielectric layer 2.
Step 208: shown in Fig. 2 F; In metallic channel, fill metal 5; Promptly in the metallic channel in low k value medium 2 and the silica 3, carry out the processing steps such as diffusion impervious layer deposition, copper plating, copper metal layer cmp of the copper of copper wiring technique, the making of completion copper-connection and MOM capacitor.
The present invention is when utilizing sketch map that the embodiment of the invention is detailed, and for the ease of explanation, the profile of expression device architecture is disobeyed general ratio and done local the amplification, should be with this as to qualification of the present invention.In addition, those skilled in the art can carry out various changes and modification to the present invention and not break away from the spirit and scope of the present invention.Like this, belong within the scope of claim of the present invention and equivalent technologies thereof if of the present invention these are revised with modification, then the present invention also is intended to comprise these changes and modification interior.

Claims (6)

1. the manufacture method of a metal-oxide-metal electric capacity is characterized in that, may further comprise the steps:
Substrate is provided;
The low k value dielectric layer of deposition on substrate;
Mode through plasma enhanced chemical vapor deposition and oxygen-containing gas processing two steps circulation on low k value dielectric layer forms silica;
Remove a part of silica on the low k value dielectric layer through photoetching and etching, the silica that is kept is used for follow-up formation metal-oxide-metal electric capacity;
At the low k value dielectric layer of said structure surface deposition;
Utilize cmp to remove the unnecessary low k value dielectric layer of silicon oxide surface top;
Through photoetching be etched in low k value dielectric layer and the silica and form metallic channel respectively;
In metallic channel, fill metal.
2. the manufacture method of metal-oxide-metal electric capacity as claimed in claim 1 is characterized in that, the reacting gas that said plasma enhanced chemical vapor deposition adopts comprises silane and nitrous oxide.
3. the manufacture method of metal-oxide-metal electric capacity as claimed in claim 2; It is characterized in that; The flow of said silane is between 500sccm to 600sccm; The flow of said nitrous oxide is between 9000sccm to 15000sccm, and the flow-rate ratio of silane and nitrous oxide is 1: 15 to 1: 30, and rate of film build is between 1500 nm/minute to 5000 nm/minute.
4. the manufacture method of metal-oxide-metal electric capacity as claimed in claim 1 is characterized in that, said oxygen-containing gas is handled the oxygen-containing gas that is adopted and comprised nitric oxide, nitrous oxide, carbon monoxide or carbon dioxide.
5. the manufacture method of metal-oxide-metal electric capacity as claimed in claim 1 is characterized in that, the oxygen-containing gas flow that said oxygen-containing gas processing is adopted is between 2000sccm to 6000sccm, and treatment temperature is between 300 degrees centigrade to 600 degrees centigrade.
6. the manufacture method of metal-oxide-metal electric capacity as claimed in claim 1; It is characterized in that; Said mode through plasma enhanced chemical vapor deposition and oxygen-containing gas processing two steps circulation forms in the process of silica, and the silicon oxide thickness of each deposition is 1 nanometer to 10 nanometer.
CN 201110392608 2011-11-30 2011-11-30 Metal-oxide-metal capacitor manufacturing method Active CN102394216B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN 201110392608 CN102394216B (en) 2011-11-30 2011-11-30 Metal-oxide-metal capacitor manufacturing method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN 201110392608 CN102394216B (en) 2011-11-30 2011-11-30 Metal-oxide-metal capacitor manufacturing method

Publications (2)

Publication Number Publication Date
CN102394216A true CN102394216A (en) 2012-03-28
CN102394216B CN102394216B (en) 2013-12-18

Family

ID=45861473

Family Applications (1)

Application Number Title Priority Date Filing Date
CN 201110392608 Active CN102394216B (en) 2011-11-30 2011-11-30 Metal-oxide-metal capacitor manufacturing method

Country Status (1)

Country Link
CN (1) CN102394216B (en)

Cited By (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102605346A (en) * 2012-03-31 2012-07-25 上海华力微电子有限公司 Preparation method of insulator silicon dioxide film in MIM (metal-insulator-metal) type capacitor
CN102637599A (en) * 2012-04-20 2012-08-15 上海华力微电子有限公司 Manufacturing method of multilayer metal-multilayer insulator-metal capacitor
CN102655079A (en) * 2012-04-16 2012-09-05 上海华力微电子有限公司 Method for preparing multilayer metal-multilayer insulator-metal capacitor
CN102779733A (en) * 2012-08-16 2012-11-14 上海华力微电子有限公司 Manufacturing method of metal-silicon oxide-metal capacitor
CN102779736A (en) * 2012-08-16 2012-11-14 上海华力微电子有限公司 Preparation method of metal-silicon oxide-metal capacitor
CN102820226A (en) * 2012-04-16 2012-12-12 上海华力微电子有限公司 Manufacturing method of multilayer metal-silicon oxide-metal capacitor
CN102856161A (en) * 2012-04-17 2013-01-02 上海华力微电子有限公司 Production method for metal-oxide-metal capacitor (MOM)

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20020098707A1 (en) * 2001-01-24 2002-07-25 Infineon Technologies North America Corp. Design of lithography alignment and overlay measurement marks on CMP finished damascene surface
CN1490869A (en) * 2002-10-16 2004-04-21 联华电子股份有限公司 Method for producing high-density capacitors
US20060019502A1 (en) * 2004-07-23 2006-01-26 Park Beom S Method of controlling the film properties of a CVD-deposited silicon nitride film
CN101160663A (en) * 2003-09-23 2008-04-09 飞思卡尔半导体公司 Semiconductor device and making thereof
US7606021B2 (en) * 2007-02-26 2009-10-20 United Microelectronics Corp. Metal-insulator-metal capacitor and method for fabricating the same
CN101577227A (en) * 2008-05-05 2009-11-11 中芯国际集成电路制造(北京)有限公司 Forming methods of silicon nitride film and MIM capacitor

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20020098707A1 (en) * 2001-01-24 2002-07-25 Infineon Technologies North America Corp. Design of lithography alignment and overlay measurement marks on CMP finished damascene surface
CN1490869A (en) * 2002-10-16 2004-04-21 联华电子股份有限公司 Method for producing high-density capacitors
CN101160663A (en) * 2003-09-23 2008-04-09 飞思卡尔半导体公司 Semiconductor device and making thereof
US20060019502A1 (en) * 2004-07-23 2006-01-26 Park Beom S Method of controlling the film properties of a CVD-deposited silicon nitride film
US7606021B2 (en) * 2007-02-26 2009-10-20 United Microelectronics Corp. Metal-insulator-metal capacitor and method for fabricating the same
CN101577227A (en) * 2008-05-05 2009-11-11 中芯国际集成电路制造(北京)有限公司 Forming methods of silicon nitride film and MIM capacitor

Cited By (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102605346A (en) * 2012-03-31 2012-07-25 上海华力微电子有限公司 Preparation method of insulator silicon dioxide film in MIM (metal-insulator-metal) type capacitor
CN102655079A (en) * 2012-04-16 2012-09-05 上海华力微电子有限公司 Method for preparing multilayer metal-multilayer insulator-metal capacitor
CN102820226A (en) * 2012-04-16 2012-12-12 上海华力微电子有限公司 Manufacturing method of multilayer metal-silicon oxide-metal capacitor
CN102655079B (en) * 2012-04-16 2014-12-24 上海华力微电子有限公司 Method for preparing multilayer metal-multilayer insulator-metal capacitor
CN102856161A (en) * 2012-04-17 2013-01-02 上海华力微电子有限公司 Production method for metal-oxide-metal capacitor (MOM)
CN102637599A (en) * 2012-04-20 2012-08-15 上海华力微电子有限公司 Manufacturing method of multilayer metal-multilayer insulator-metal capacitor
CN102779733A (en) * 2012-08-16 2012-11-14 上海华力微电子有限公司 Manufacturing method of metal-silicon oxide-metal capacitor
CN102779736A (en) * 2012-08-16 2012-11-14 上海华力微电子有限公司 Preparation method of metal-silicon oxide-metal capacitor

Also Published As

Publication number Publication date
CN102394216B (en) 2013-12-18

Similar Documents

Publication Publication Date Title
CN102386064B (en) Manufacturing method of metal-oxide-metal capacitor
CN102394215B (en) Manufacturing method of multilayer metal-silicon oxide-metal capacitor
CN102394216B (en) Metal-oxide-metal capacitor manufacturing method
CN101577227B (en) Forming methods of silicon nitride film and MIM capacitor
CN103456601A (en) Capacitor for interposers and methods of manufacture thereof
CN102394217B (en) Manufacturing method of metal- silicon nitride-metal capacitor
CN102437023B (en) Method for manufacturing multilayer metal-oxide-metal capacitor
CN102437022B (en) Method for manufacturing multilayer metal-oxide-metal (MOM) capacitor
CN102437024B (en) Method for manufacturing multilayer metal-silicon oxide-metal (MOM) capacitor
CN102623306B (en) Metal-multilayer insulator-metal capacitor, manufacture method for same and integrated circuit thereof
CN102446709B (en) A kind of manufacture method of metal-silicon nitride-metal capacitor
CN102709154A (en) Manufacture method of metal-multilayer insulator-metal capacitor
CN102655079B (en) Method for preparing multilayer metal-multilayer insulator-metal capacitor
CN102592968B (en) Method for producing multilayer metal-silicon nitride-metal capacitor
CN102637583B (en) Preparation method of multilayer metal-monox-metal capacitor
CN102779733A (en) Manufacturing method of metal-silicon oxide-metal capacitor
CN102779734A (en) Manufacturing method of multi-layer metal-silicon oxide-metal capacitor
CN102446981B (en) Multi-layer metal-silicon nitride-metal capacitor and manufacturing method thereof
CN102446710B (en) Method for manufacturing multilayer metal-silicon nitride-metal capacitor
CN102655078A (en) Manufacturing method of multi-layer metal-silicon oxide-metal capacitor
CN102779736A (en) Preparation method of metal-silicon oxide-metal capacitor
CN102779731A (en) Preparation method of multi-layer metal-silicon oxide-metal capacitor
CN102779735A (en) Preparation method of multi-layer metal-silicon oxide-metal capacitor
CN102779732A (en) Manufacturing method of multi-layer metal-silicon oxide-metal capacitor
CN102446917B (en) Multilayer MOM capacitor and manufacturing method thereof

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant