CN102393587A - Signal routing structure in GOA circuit for liquid crystal display - Google Patents

Signal routing structure in GOA circuit for liquid crystal display Download PDF

Info

Publication number
CN102393587A
CN102393587A CN2011103717027A CN201110371702A CN102393587A CN 102393587 A CN102393587 A CN 102393587A CN 2011103717027 A CN2011103717027 A CN 2011103717027A CN 201110371702 A CN201110371702 A CN 201110371702A CN 102393587 A CN102393587 A CN 102393587A
Authority
CN
China
Prior art keywords
metal layer
signal routing
control signal
goa circuit
metal layers
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN2011103717027A
Other languages
Chinese (zh)
Inventor
张竣桓
刘俊欣
林坤岳
林雅婷
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
AUO Corp
Original Assignee
AU Optronics Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by AU Optronics Corp filed Critical AU Optronics Corp
Priority to CN2011103717027A priority Critical patent/CN102393587A/en
Publication of CN102393587A publication Critical patent/CN102393587A/en
Pending legal-status Critical Current

Links

Images

Landscapes

  • Devices For Indicating Variable Information By Combining Individual Elements (AREA)
  • Liquid Crystal Display Device Control (AREA)

Abstract

The invention provides a signal routing structure in a GOA circuit of a liquid crystal display, which comprises: each first metal layer is provided with a control signal routing; an insulating layer formed below the first metal layer; the plurality of second metal layers are formed below the insulating layer, and the control signal routing on each first metal layer is electrically connected with the corresponding second metal layer through a plurality of through holes; the number of the through holes formed on the control signal routing line on each first metal layer is the same. By adopting the invention, the control signal line on each first metal layer is electrically connected with the second metal layer through the plurality of through holes, and the number of the through holes formed on the control signal line on each first metal layer is the same, so that the impedance values on all the control signal lines are ensured to be uniform, further the input signal and the output signal of each grade of GOA circuit are stable, and the image display quality is improved.

Description

用于液晶显示器的GOA电路中的信号走线结构Signal routing structure in GOA circuit for liquid crystal display

技术领域 technical field

本发明涉及液晶显示器的GOA电路,尤其涉及用于该GOA电路的信号走线结构。The invention relates to a GOA circuit of a liquid crystal display, in particular to a signal wiring structure for the GOA circuit.

背景技术 Background technique

当前,在主动式矩阵液晶显示器(AMLCD,Active MatrixLiquid Crystal Display)中,每个像素具有一个薄膜晶体管(TFT,Thin Film Transistor),其栅极电性连接至水平方向的扫描线,漏极电性连接至垂直方向的数据线,而源极电性连接至像素电极。若在水平方向的某一条扫描线施加足够的正电压,会使得该条扫描线上的所有TFT打开,此时该条扫描线对应的像素电极会与垂直方向的数据线连接,而将数据线的视讯信号电压写入像素中,从而控制不同液晶的透光度进而达到控制色彩的效果。Currently, in an active matrix liquid crystal display (AMLCD, Active Matrix Liquid Crystal Display), each pixel has a thin film transistor (TFT, Thin Film Transistor), the gate of which is electrically connected to the horizontal scanning line, and the drain is electrically connected to the data line in the vertical direction, and the source is electrically connected to the pixel electrode. If enough positive voltage is applied to a scanning line in the horizontal direction, all the TFTs on the scanning line will be turned on. At this time, the pixel electrode corresponding to the scanning line will be connected to the data line in the vertical direction, and the data line will be The video signal voltage is written into the pixel, so as to control the light transmittance of different liquid crystals and achieve the effect of controlling the color.

在现有技术中,该驱动电路主要是由液晶面板外黏接IC来完成,使用的是CMOS制程。相比之下,GOA技术(Gate driver OnArray,阵列基板行驱动技术),是直接将栅极驱动电路制作在阵列基板上,以代替由外接硅芯片制作的驱动芯片的一种技术。由于GOA电路可直接制作于面板周围,简化了制程工艺,而且还可降低产品成本,提高TFT-LCD面板的集成度,使面板趋向于更加薄型化。In the prior art, the driving circuit is mainly completed by bonding an IC outside the liquid crystal panel, and a CMOS process is used. In contrast, GOA technology (Gate driver OnArray, array substrate row drive technology) is a technology that directly manufactures the gate drive circuit on the array substrate to replace the driver chip made by an external silicon chip. Since the GOA circuit can be directly fabricated around the panel, the manufacturing process is simplified, the product cost can be reduced, the integration degree of the TFT-LCD panel can be improved, and the panel tends to be thinner.

但是,传统的做法是在GOA信号走线时尽量使用双金属层来降低阻抗数值,并且在不同信号跨线处使用通孔进行电性串接。另一方面,不同数量的通孔将会导致信号走线的阻抗不匹配,这是因为,使用通孔进行上下金属层的电性串接时,虽然可降低阻抗数值,但是通孔自身的阻抗比单个金属层的要高,当该条信号线使用的通孔数量越多时,反而会降低双层金属层的阻抗效果。举例来说,信号总线CK6位于距离GOA电路最远的外侧,被其他信号走线穿过的次数是最少的,因而阻抗数值最低;而信号总线CK1位于距离GOA电路最近的内侧,被其他信号走线穿过的次数最多,因而阻抗数值最高。如此一来,将会造成信号总线CK1~CK6上的阻抗不均匀,进而影响到每一级GOA电路的输入和输出,导致图像显示异常。However, the traditional approach is to use double metal layers to reduce the impedance value as much as possible when routing GOA signals, and to use via holes at different signal crossing lines for electrical series connection. On the other hand, different numbers of via holes will cause the impedance mismatch of the signal traces. This is because, though the via holes can be used to electrically connect the upper and lower metal layers in series, although the impedance value can be reduced, the impedance of the via holes itself It is higher than that of a single metal layer. When the number of vias used by the signal line is larger, the impedance effect of the double-layer metal layer will be reduced instead. For example, the signal bus CK6 is located on the outer side farthest from the GOA circuit, and the number of times it is passed by other signal traces is the least, so the impedance value is the lowest; while the signal bus CK1 is located on the inner side closest to the GOA circuit, it is routed by other signals. The wire crosses the most times and thus has the highest impedance value. As a result, the impedances on the signal buses CK1-CK6 will be uneven, which will further affect the input and output of each stage of the GOA circuit, resulting in abnormal image display.

有鉴于此,如何设计一种用于液晶显示器的GOA电路中的信号走线结构,以便使上述信号总线上的阻抗变得均匀,提高GOA电路的稳定性,改进图像显示质量,是业内相关技术人员亟待解决的一项课题。In view of this, how to design a signal routing structure in the GOA circuit of a liquid crystal display, so as to make the impedance on the above-mentioned signal bus uniform, improve the stability of the GOA circuit, and improve the image display quality, is a related technology in the industry. A problem that needs to be solved urgently.

发明内容 Contents of the invention

针对现有技术中用于液晶显示器的GOA电路中的信号走线结构在使用时所存在的上述缺陷,本发明提供了一种新的信号走线结构。Aiming at the above-mentioned defects of the signal wiring structure in the GOA circuit used for liquid crystal displays in the prior art, the present invention provides a new signal wiring structure.

依据本发明的一个方面,提供了一种用于液晶显示器的GOA(Gate driver On Array,阵列基板行驱动)电路中的信号走线结构,其中,该信号走线架构包括:According to one aspect of the present invention, a signal wiring structure in a GOA (Gate driver On Array, array substrate row drive) circuit for a liquid crystal display is provided, wherein the signal wiring structure includes:

多个第一金属层,沿竖直方向设置,并且每一第一金属层上具有一控制信号走线;A plurality of first metal layers arranged vertically, and each first metal layer has a control signal wiring;

一绝缘层,形成于所述第一金属层的下方;以及an insulating layer formed under the first metal layer; and

多个第二金属层,沿竖直方向设置,形成于所述绝缘层的下方,并且每一第一金属层上的所述控制信号走线与相应的第二金属层藉由多个通孔电性连接;A plurality of second metal layers arranged vertically and formed under the insulating layer, and the control signal wiring on each first metal layer and the corresponding second metal layer through a plurality of through holes electrical connection;

其中,形成于所述每一第一金属层上的所述控制信号走线上的所述通孔的数量均相同。Wherein, the number of the through holes formed on the control signal traces on each of the first metal layers is the same.

优选地,所述多个第一金属层中的每一个利用水平方向上的一导电连接线耦接至相应的GOA电路。Preferably, each of the plurality of first metal layers is coupled to a corresponding GOA circuit by a conductive connection line in a horizontal direction.

优选地,所述多个GOA电路包括一第一GOA电路和一第二GOA电路,所述多个第一金属层包括一左金属层和一右金属层。更优选地,所述第一GOA电路藉由一导电连接线电性连接至所述左金属层上的控制信号走线,以及所述第二GOA电路藉由另一导电连接线电性连接至所述右金属层上的控制信号走线。Preferably, the plurality of GOA circuits include a first GOA circuit and a second GOA circuit, and the plurality of first metal layers include a left metal layer and a right metal layer. More preferably, the first GOA circuit is electrically connected to the control signal trace on the left metal layer through a conductive connection line, and the second GOA circuit is electrically connected to the control signal line through another conductive connection line. The control signal routing on the right metal layer.

优选地,每一第一金属层上的多个通孔均将相应的第一金属层分割为N段,其中,N为大于或等于2的自然数。更优选地,在水平方向上,所述多个第一金属层中的每一第一金属层的对应分段位置相同。Preferably, the plurality of via holes on each first metal layer divides the corresponding first metal layer into N segments, where N is a natural number greater than or equal to 2. More preferably, in the horizontal direction, the corresponding segment positions of each first metal layer in the plurality of first metal layers are the same.

优选地,形成于所述每一第一金属层上的所述控制信号走线上的所述通孔的外形尺寸均相同。Preferably, the external dimensions of the through holes formed on the control signal traces on each of the first metal layers are the same.

优选地,所述多个GOA电路藉由一导电连接线周期性地耦接至所述多个第一金属层中的相应第一金属层。Preferably, the plurality of GOA circuits are periodically coupled to corresponding first metal layers in the plurality of first metal layers through a conductive connection line.

优选地,所述导电连接线的水平走线方向对应于所述通孔所形成的分段位置。Preferably, the horizontal routing direction of the conductive connection lines corresponds to the segmented positions where the through holes are formed.

采用本发明的用于液晶显示器的GOA电路中的信号走线结构,将控制信号线设置于多个第一金属层,并且在每一第一金属层的下方经由绝缘层对应地设置多个第二金属层,每一第一金属层上的控制信号线与第二金属层藉由多个通孔电性连接,其中,形成于每一第一金属层上的控制信号线上的通孔数量设置为相同,因而可保证所有控制信号线上的阻抗值均匀,进而使每一级GOA电路的输入信号和输出信号稳定,提高图像显示质量。Using the signal wiring structure in the GOA circuit of the liquid crystal display of the present invention, the control signal lines are arranged on a plurality of first metal layers, and a plurality of first metal layers are correspondingly arranged under each first metal layer through an insulating layer. Two metal layers, the control signal line on each first metal layer is electrically connected to the second metal layer through a plurality of through holes, wherein the number of through holes formed on the control signal line on each first metal layer If they are set to be the same, it can ensure that the impedance values of all control signal lines are uniform, thereby making the input signal and output signal of each stage of GOA circuit stable and improving the image display quality.

附图说明 Description of drawings

读者在参照附图阅读了本发明的具体实施方式以后,将会更清楚地了解本发明的各个方面。其中,Readers will have a clearer understanding of various aspects of the present invention after reading the detailed description of the present invention with reference to the accompanying drawings. in,

图1示出依据本发明的一个方面,用于液晶显示器的GOA电路中的信号走线结构框图。FIG. 1 shows a block diagram of a signal wiring structure in a GOA circuit for a liquid crystal display according to one aspect of the present invention.

具体实施方式 Detailed ways

为了使本申请所揭示的技术内容更加详尽与完备,可参照附图以及本发明的下述各种具体实施例,附图中相同的标记代表相同或相似的组件。然而,本领域的普通技术人员应当理解,下文中所提供的实施例并非用来限制本发明所涵盖的范围。此外,附图仅仅用于示意性地加以说明,并未依照其原尺寸进行绘制。In order to make the technical content disclosed in this application more detailed and complete, reference may be made to the drawings and the following various specific embodiments of the present invention, and the same symbols in the drawings represent the same or similar components. However, those skilled in the art should understand that the examples provided below are not intended to limit the scope of the present invention. In addition, the drawings are only for schematic illustration and are not drawn according to their original scale.

下面参照附图,对本发明各个方面的具体实施方式作进一步的详细描述。The specific implementation manners of various aspects of the present invention will be further described in detail below with reference to the accompanying drawings.

图1示出依据本发明的一个方面,用于液晶显示器的GOA(Gate driver On Array,阵列基板行驱动)电路中的信号走线结构框图。参照图1,该信号走线架构包括多个第一金属层、一绝缘层和多个第二金属层。其中,多个第一金属层沿竖直方向设置,并且每一第一金属层上具有一控制信号走线,例如,图中最左侧的第一金属层上具有控制信号总线CLK3,居中的第一金属层上具有控制信号总线CLK2,以及最右侧的第一金属层上具有控制信号总线CLK1。绝缘层形成于第一金属层的下方,并且多个第二金属层形成于该绝缘层的下方,与上述第一金属层平行设置。其中,每一第一金属层上的控制信号总线与相应的第二金属层藉由多个通孔电性连接,以及形成于每一第一金属层上的控制信号总线的通孔数量均相同。FIG. 1 shows a block diagram of a signal routing structure used in a GOA (Gate driver On Array, array substrate row driver) circuit for a liquid crystal display according to one aspect of the present invention. Referring to FIG. 1 , the signal trace structure includes a plurality of first metal layers, an insulating layer and a plurality of second metal layers. Wherein, a plurality of first metal layers are arranged vertically, and each first metal layer has a control signal wiring, for example, the leftmost first metal layer in the figure has a control signal bus CLK3, and the middle A control signal bus CLK2 is provided on the first metal layer, and a control signal bus CLK1 is provided on the rightmost first metal layer. An insulating layer is formed under the first metal layer, and a plurality of second metal layers are formed under the insulating layer and arranged parallel to the first metal layer. Wherein, the control signal bus on each first metal layer is electrically connected to the corresponding second metal layer through a plurality of through holes, and the number of through holes of the control signal bus formed on each first metal layer is the same .

在一具体实施例中,多个第一金属层中的每一个利用水平方向上的一导电连接线耦接至相应的GOA电路。详细来说,控制信号总线CLK1经由一电连接线101连接至GOA电路1(数字标记10)。控制信号总线CLK2经由一电连接线121连接至GOA电路2(数字标记12),且该电连接线121分别与控制信号总线CLK1和CLK2相交的位置均包括通孔。控制信号总线CLK3经由一电连接线141连接至GOA电路3(数字标记14),且该电连接线141分别与控制信号总线CLK1、CLK2和CLK3相交的位置均包括通孔。In a specific embodiment, each of the plurality of first metal layers is coupled to the corresponding GOA circuit by a conductive connection line in the horizontal direction. In detail, the control signal bus CLK1 is connected to the GOA circuit 1 (numeral reference 10 ) via an electrical connection line 101 . The control signal bus CLK2 is connected to the GOA circuit 2 (numbered 12 ) via an electrical connection line 121 , and the positions where the electrical connection line 121 intersects with the control signal bus lines CLK1 and CLK2 respectively include through holes. The control signal bus CLK3 is connected to the GOA circuit 3 (numbered 14 ) via an electrical connecting line 141 , and the positions where the electrical connecting line 141 intersects with the control signal buses CLK1 , CLK2 and CLK3 respectively include through holes.

在另一具体实施例中,每一第一金属层上的多个通孔均将相应的第一金属层分割为N段,其中,N为大于或等于2的自然数。结合图1,控制信号总线CLK1、CLK2和CLK3均包括3个通孔,即,通孔161、通孔162和通孔163,利用这些通孔可将控制信号总线所在的第一金属层分割为两段。较佳地,在水平方向上,所述多个第一金属层中的每一第一金属层的对应分段位置相同,也就是说,相应分段位置的通孔在水平方向上处于同一条直线上。In another specific embodiment, the plurality of via holes on each first metal layer divides the corresponding first metal layer into N segments, where N is a natural number greater than or equal to 2. 1, the control signal buses CLK1, CLK2 and CLK3 each include three through holes, namely, a through hole 161, a through hole 162 and a through hole 163, and these through holes can be used to divide the first metal layer where the control signal bus is located into two paragraphs. Preferably, in the horizontal direction, the corresponding segment positions of each of the first metal layers in the plurality of first metal layers are the same, that is to say, the through holes at the corresponding segment positions are on the same line in the horizontal direction. in a straight line.

在一具体实施例中,形成于所述每一第一金属层上的所述控制信号走线上的所述通孔的外形尺寸均相同,以便使不同控制信号总线上的通孔自身的阻抗值基本相同。In a specific embodiment, the external dimensions of the through holes formed on the control signal traces on each of the first metal layers are the same, so that the impedances of the through holes themselves on different control signal buses The values are basically the same.

在又一具体实施例中,多个GOA电路藉由一导电连接线周期性地耦接至所述多个第一金属层中的相应第一金属层。在图1中,仅仅示意性地示出了3个GOA电路的情形,但本发明并不只局限于此。在其他实施例中,GOA电路4类似于GOA电路1,耦接至控制信号总线CLK1,GOA电路5类似于GOA电路2,耦接至控制信号总线CLK2,GOA电路6类似于GOA电路3,耦接至控制信号总线CLK3。In yet another specific embodiment, the plurality of GOA circuits are periodically coupled to corresponding first metal layers of the plurality of first metal layers through a conductive connecting line. In FIG. 1 , only three GOA circuits are schematically shown, but the present invention is not limited thereto. In other embodiments, GOA circuit 4 is similar to GOA circuit 1, coupled to control signal bus CLK1, GOA circuit 5 is similar to GOA circuit 2, coupled to control signal bus CLK2, GOA circuit 6 is similar to GOA circuit 3, coupled to Connected to the control signal bus CLK3.

采用本发明的用于液晶显示器的GOA电路中的信号走线结构,将控制信号线设置于多个第一金属层,并且在每一第一金属层的下方经由绝缘层对应地设置多个第二金属层,每一第一金属层上的控制信号线与第二金属层藉由多个通孔电性连接,其中,形成于每一第一金属层上的控制信号线上的通孔数量设置为相同,因而可保证所有控制信号线上的阻抗值均匀,进而使每一级GOA电路的输入信号和输出信号稳定,提高图像显示质量。Using the signal wiring structure in the GOA circuit of the liquid crystal display of the present invention, the control signal lines are arranged on a plurality of first metal layers, and a plurality of first metal layers are correspondingly arranged under each first metal layer through an insulating layer. Two metal layers, the control signal line on each first metal layer is electrically connected to the second metal layer through a plurality of through holes, wherein the number of through holes formed on the control signal line on each first metal layer If they are set to be the same, it can ensure that the impedance values of all control signal lines are uniform, thereby making the input signal and output signal of each stage of GOA circuit stable and improving the image display quality.

上文中,参照附图描述了本发明的具体实施方式。但是,本领域中的普通技术人员能够理解,在不偏离本发明的精神和范围的情况下,还可以对本发明的具体实施方式作各种变更和替换。这些变更和替换都落在本发明权利要求书所限定的范围内。Hereinbefore, specific embodiments of the present invention have been described with reference to the accompanying drawings. However, those skilled in the art can understand that without departing from the spirit and scope of the present invention, various changes and substitutions can be made to the specific embodiments of the present invention. These changes and substitutions all fall within the scope defined by the claims of the present invention.

Claims (9)

1. A signal routing structure for a Gate driver On Array (GOA) circuit of a Liquid Crystal Display (LCD), the signal routing structure comprising:
the plurality of first metal layers are arranged along the vertical direction, and each first metal layer is provided with a control signal routing;
an insulating layer formed below the first metal layer; and
the plurality of second metal layers are arranged along the vertical direction and formed below the insulating layer, and the control signal routing on each first metal layer is electrically connected with the corresponding second metal layer through a plurality of through holes;
the number of the through holes formed on the control signal routing line on each first metal layer is the same.
2. The signal routing structure according to claim 1, wherein each of the plurality of first metal layers is coupled to the corresponding GOA circuit by a conductive connection line in a horizontal direction.
3. The signal routing structure according to claim 1, wherein the plurality of GOA circuits includes a first GOA circuit and a second GOA circuit, and the plurality of first metal layers includes a left metal layer and a right metal layer.
4. The signal routing structure according to claim 3, wherein the first GOA circuit is electrically connected to the control signal routing on the left metal layer by a conductive connection line, and the second GOA circuit is electrically connected to the control signal routing on the right metal layer by another conductive connection line.
5. The signal routing structure according to claim 1, wherein each of the plurality of vias on each of the first metal layers divides the corresponding first metal layer into N segments, where N is a natural number greater than or equal to 2.
6. The signal routing structure of claim 5, wherein the corresponding segment location of each of the plurality of first metal layers is the same in a horizontal direction.
7. The signal trace structure according to claim 1, wherein the through holes formed on the control signal traces on each of the first metal layers have the same outer dimension.
8. The signal routing structure according to claim 1, wherein the plurality of GOA circuits are periodically coupled to respective ones of the plurality of first metal layers by a conductive connection line.
9. The signal routing structure according to claim 1, wherein a horizontal routing direction of the conductive connection line corresponds to a segmented position formed by the through holes.
CN2011103717027A 2011-11-10 2011-11-10 Signal routing structure in GOA circuit for liquid crystal display Pending CN102393587A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN2011103717027A CN102393587A (en) 2011-11-10 2011-11-10 Signal routing structure in GOA circuit for liquid crystal display

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN2011103717027A CN102393587A (en) 2011-11-10 2011-11-10 Signal routing structure in GOA circuit for liquid crystal display

Publications (1)

Publication Number Publication Date
CN102393587A true CN102393587A (en) 2012-03-28

Family

ID=45860936

Family Applications (1)

Application Number Title Priority Date Filing Date
CN2011103717027A Pending CN102393587A (en) 2011-11-10 2011-11-10 Signal routing structure in GOA circuit for liquid crystal display

Country Status (1)

Country Link
CN (1) CN102393587A (en)

Cited By (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2014190710A1 (en) * 2013-05-30 2014-12-04 京东方科技集团股份有限公司 Array substrate, display device, and fabrication method of array substrate
CN104617106A (en) * 2015-01-09 2015-05-13 京东方科技集团股份有限公司 Array substrate and display device
CN105974703A (en) * 2016-07-13 2016-09-28 武汉华星光电技术有限公司 Liquid crystal display panel
CN106647085A (en) * 2017-02-27 2017-05-10 武汉华星光电技术有限公司 Liquid crystal display panel and liquid crystal display device
WO2017113931A1 (en) * 2015-12-30 2017-07-06 京东方科技集团股份有限公司 Display substrate and display device
CN107966860A (en) * 2017-11-24 2018-04-27 深圳市华星光电技术有限公司 A kind of GOA circuits, display panel and display device
CN108037627A (en) * 2017-12-29 2018-05-15 武汉华星光电技术有限公司 The signal lead structure and array base palte of GOA circuits, liquid crystal display panel
CN109036251A (en) * 2018-06-22 2018-12-18 友达光电股份有限公司 Display panel
CN109100894A (en) * 2018-07-02 2018-12-28 深圳市华星光电技术有限公司 GOA circuit structure
CN110689836A (en) * 2019-10-22 2020-01-14 深圳市华星光电技术有限公司 GOA circuit and display panel
WO2020051987A1 (en) * 2018-09-13 2020-03-19 惠科股份有限公司 Display panel and display apparatus
WO2020133716A1 (en) * 2018-12-24 2020-07-02 武汉华星光电半导体显示技术有限公司 Display panel and display device
CN113325639A (en) * 2021-05-27 2021-08-31 Tcl华星光电技术有限公司 GOA circuit and display device

Cited By (22)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2014190710A1 (en) * 2013-05-30 2014-12-04 京东方科技集团股份有限公司 Array substrate, display device, and fabrication method of array substrate
US10192893B2 (en) * 2015-01-09 2019-01-29 Boe Technology Group Co., Ltd. Array substrate and display device
CN104617106A (en) * 2015-01-09 2015-05-13 京东方科技集团股份有限公司 Array substrate and display device
WO2016110036A1 (en) * 2015-01-09 2016-07-14 京东方科技集团股份有限公司 Array substrate and display device
US20160351585A1 (en) * 2015-01-09 2016-12-01 Boe Technology Group Co., Ltd. Array substrate and display device
CN104617106B (en) * 2015-01-09 2017-12-08 京东方科技集团股份有限公司 A kind of array base palte and display device
US10845659B2 (en) 2015-12-30 2020-11-24 Boe Technology Group Co., Ltd. Display substrate and display device
WO2017113931A1 (en) * 2015-12-30 2017-07-06 京东方科技集团股份有限公司 Display substrate and display device
CN105974703A (en) * 2016-07-13 2016-09-28 武汉华星光电技术有限公司 Liquid crystal display panel
CN106647085B (en) * 2017-02-27 2020-03-31 武汉华星光电技术有限公司 Liquid crystal display panel and liquid crystal display device
CN106647085A (en) * 2017-02-27 2017-05-10 武汉华星光电技术有限公司 Liquid crystal display panel and liquid crystal display device
CN107966860A (en) * 2017-11-24 2018-04-27 深圳市华星光电技术有限公司 A kind of GOA circuits, display panel and display device
CN108037627A (en) * 2017-12-29 2018-05-15 武汉华星光电技术有限公司 The signal lead structure and array base palte of GOA circuits, liquid crystal display panel
CN109036251A (en) * 2018-06-22 2018-12-18 友达光电股份有限公司 Display panel
CN109100894A (en) * 2018-07-02 2018-12-28 深圳市华星光电技术有限公司 GOA circuit structure
CN109100894B (en) * 2018-07-02 2021-04-23 Tcl华星光电技术有限公司 GOA circuit structure
WO2020051987A1 (en) * 2018-09-13 2020-03-19 惠科股份有限公司 Display panel and display apparatus
US11322110B2 (en) 2018-09-13 2022-05-03 HKC Corporation Limited Display panel compensating for resistance differences between transmission signal lines that are coupled to clock signal lines and have different lengths and display device
WO2020133716A1 (en) * 2018-12-24 2020-07-02 武汉华星光电半导体显示技术有限公司 Display panel and display device
CN110689836A (en) * 2019-10-22 2020-01-14 深圳市华星光电技术有限公司 GOA circuit and display panel
CN113325639A (en) * 2021-05-27 2021-08-31 Tcl华星光电技术有限公司 GOA circuit and display device
CN113325639B (en) * 2021-05-27 2022-07-12 Tcl华星光电技术有限公司 GOA circuit and display device

Similar Documents

Publication Publication Date Title
CN102393587A (en) Signal routing structure in GOA circuit for liquid crystal display
JP5770796B2 (en) Liquid crystal display device
JP4724749B2 (en) Display device
CN105372894B (en) Array substrate and liquid crystal display device
US9324764B2 (en) Array substrate and display device
KR101862347B1 (en) Display and display set having the same
CN104007572B (en) Liquid crystal display and its manufacture method
US10152931B2 (en) Display device
CN106707646A (en) Array base plate and display panel
CN106405889A (en) Display device
CN104134429A (en) Liquid crystal display
CN101000413A (en) Liquid crystal display and forming method thereof and thin film transistor substrate
CN111505875A (en) Array substrate, display panel and display device having the same
CN103839488B (en) Display device
JP5731901B2 (en) Display device
CN106647066A (en) Display panel
JP4024604B2 (en) Liquid crystal display
JP6602136B2 (en) Display device
JP5138999B2 (en) Display device
WO2016185642A1 (en) Display panel
JP4602385B2 (en) Liquid crystal display
JP2019179164A (en) Display panel
KR102047744B1 (en) Array Substrate For Liquid Crystal Display Device
KR20070075801A (en) Line on glass type liquid crystal display device and manufacturing method thereof
KR102156772B1 (en) Display Device

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C02 Deemed withdrawal of patent application after publication (patent law 2001)
WD01 Invention patent application deemed withdrawn after publication

Application publication date: 20120328