CN113325639B - GOA circuit and display device - Google Patents

GOA circuit and display device Download PDF

Info

Publication number
CN113325639B
CN113325639B CN202110586770.9A CN202110586770A CN113325639B CN 113325639 B CN113325639 B CN 113325639B CN 202110586770 A CN202110586770 A CN 202110586770A CN 113325639 B CN113325639 B CN 113325639B
Authority
CN
China
Prior art keywords
transmission paths
signal
goa circuit
resistance
resistance value
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN202110586770.9A
Other languages
Chinese (zh)
Other versions
CN113325639A (en
Inventor
陈亚妮
黄树楷
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
TCL China Star Optoelectronics Technology Co Ltd
Original Assignee
TCL China Star Optoelectronics Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by TCL China Star Optoelectronics Technology Co Ltd filed Critical TCL China Star Optoelectronics Technology Co Ltd
Priority to CN202110586770.9A priority Critical patent/CN113325639B/en
Publication of CN113325639A publication Critical patent/CN113325639A/en
Application granted granted Critical
Publication of CN113325639B publication Critical patent/CN113325639B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • GPHYSICS
    • G02OPTICS
    • G02FOPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/136Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
    • G02F1/1362Active matrix addressed cells
    • G02F1/136286Wiring, e.g. gate line, drain line
    • GPHYSICS
    • G02OPTICS
    • G02FOPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/1333Constructional arrangements; Manufacturing methods
    • G02F1/1345Conductors connecting electrodes to cell terminals
    • G02F1/13452Conductors connecting driver circuitry and terminals of panels
    • GPHYSICS
    • G02OPTICS
    • G02FOPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/1333Constructional arrangements; Manufacturing methods
    • G02F1/1345Conductors connecting electrodes to cell terminals
    • G02F1/13454Drivers integrated on the active matrix substrate

Landscapes

  • Physics & Mathematics (AREA)
  • Nonlinear Science (AREA)
  • Mathematical Physics (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • General Physics & Mathematics (AREA)
  • Optics & Photonics (AREA)
  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)

Abstract

The invention discloses a GOA circuit and a display device. The GOA circuit comprises a common signal wire, the common signal wire comprises a plurality of signal wires, a resistance adjusting device is arranged on at least one signal wire of the signal wires, and the resistance adjusting device is used for selecting different transmission paths according to received gating signals to obtain resistance values corresponding to the transmission paths, so that the resistance values of the signal wires are changed. The resistance adjusting device is arranged on at least one signal wire of the plurality of signal wires to change the resistance value of the signal wire, so that the resistance value of each signal wire is basically the same, and the impedance of each signal wire is also basically the same.

Description

GOA circuit and display device
Technical Field
The present invention relates to display panel technologies, and in particular, to a GOA circuit and a display device.
Background
The display device mainly includes a Liquid Crystal Display (LCD), a Plasma Display Panel (PDP), an Organic Light Emitting Diode (OLED), and an Active Matrix Organic Light Emitting Diode (AMOLED), and has a wide application space in vehicle-mounted, mobile phone, tablet, computer and television products.
Gate driving circuits of LCD panels mostly use GOA (gate on array, array substrate and row driving unit) circuits. The GOA circuit mainly comprises a GOA common signal line circuit and a GOA unit circuit, wherein the GOA common signal line circuit refers to each scanning starting signal and each clock signal routing, and the GOA unit circuit refers to an independent unit comprising a complete GOA switch tube.
A common GOA common signal line circuit. The clock signal traces CK1 CKn are provided. Due to the different lengths of the connecting lines between the different CK traces and the row driving units of the array substrate, different impedance differences occur, and particularly, the difference between CK1 and CKn is about 5 Ω at most. This difference is also within the tolerance range in current 4K and 60Hz panels. However, high resolution and high refresh rate have become the mainstream development of LCD panels. The resistance values of the scanning line and the data line of the 8K product are large, the charging time is short, and the impedance difference between CK wiring lines is very sensitive. The large impedance difference of the CK trace causes a difference in waveform (rising edge and falling edge) of the CK trace and the corresponding scan line, and causes problems of equally spaced horizontal lines, etc.
Disclosure of Invention
The embodiment of the invention provides a GOA circuit and a display device, which effectively solve the problem of impedance difference generated by connecting lines with different lengths between clock signal wires and array substrate row driving units.
According to an aspect of the present invention, the present invention provides a GOA circuit, including a common signal line, where the common signal line includes a plurality of signal traces, at least one of the signal traces is provided with a resistance adjusting device, and the resistance adjusting device is configured to select different transmission paths according to a received gating signal to obtain a resistance value corresponding to the transmission path, so as to change the resistance value of the signal trace.
Further, the resistance adjustment device includes: a plurality of transmission paths connected in parallel; each transmission path comprises at least one switching tube.
Further, a resistor is arranged between the adjacent transmission paths.
Further, the minimum resistance value connected in series in the plurality of transmission paths is zero ohm, and the maximum resistance value connected in series in the plurality of transmission paths is the sum of the resistance values of the resistors provided in all the adjacent transmission paths.
Further, the GOA circuit further includes: and the control device is used for sending a gating signal to the resistance adjusting device according to a preset gating rule so as to correspondingly switch on or off the switching tube and further select a corresponding transmission path.
Further, the control device is further configured to determine a total number Y of the required level signals for each of the transmission paths and a total number Z of the switching tubes for each of the transmission paths according to the total number X of the transmission paths, wherein X, Y, Z is in a relationship of X ≦ 2(Y/2)And Y-2Z, wherein the level signal is determined according to the strobe signal.
Further, the number of high-level signals in the strobe signal is the same as the number of low-level signals.
Furthermore, the switch tube is a PMOS tube or an NMOS tube.
Further, the types, layouts and electrical characteristics of the switch tubes are the same.
According to another aspect of the present invention, a display device is provided, which includes the GOA circuit according to any of the embodiments of the present invention.
The GOA circuit has the advantages that the resistance adjusting device is arranged on at least one signal trace of the plurality of signal traces to change the resistance value of the signal trace, so that the resistance value of each signal trace is substantially the same, and the impedance of each signal trace is substantially the same.
Drawings
The technical solution and other advantages of the present invention will become apparent from the following detailed description of specific embodiments of the present invention, which is to be read in connection with the accompanying drawings.
Fig. 1 is a schematic structural diagram of a GOA circuit according to an embodiment of the present invention.
Fig. 2 is a schematic structural diagram of a display device according to an embodiment of the present invention.
Detailed Description
The technical solution in the embodiments of the present invention will be clearly and completely described below with reference to the accompanying drawings in the embodiments of the present invention. It is to be understood that the described embodiments are merely exemplary of the invention, and not restrictive of the full scope of the invention. All other embodiments, which can be derived by a person skilled in the art from the embodiments given herein without making any creative effort, shall fall within the protection scope of the present invention.
In the description of the present invention, it should be noted that, unless otherwise explicitly specified or limited, the terms "mounted," "connected," and "connected" are to be construed broadly, e.g., as meaning either a fixed connection, a removable connection, or an integral connection; may be mechanically connected, may be electrically connected or may be in communication with each other; either directly or indirectly through intervening media, either internally or in any other relationship. The specific meanings of the above terms in the present invention can be understood by those skilled in the art according to specific situations. In this embodiment, the analog display screen touch unit is connected to the head tracking unit, and is configured to acquire a moving path of a sensing cursor in the display device.
Fig. 1 is a schematic diagram of a GOA circuit structure according to an embodiment of the present invention. The circuit includes: common signal line 10, control device 20, i.e. resistance adjustment device 30.
The common signal line 10 includes a plurality of signal traces, at least one of the signal traces is provided with a resistance adjusting device 30, and the resistance adjusting device 30 is configured to select different transmission paths 32 according to a received gating signal to obtain a resistance value corresponding to the transmission path 32, so as to change the resistance value of the signal trace. It should be noted that only one signal trace is shown in fig. 1, and the connection relationship between the remaining signal traces and the resistance adjustment device 30 and the control device 20 is the same, and is not described herein again.
In one embodiment, each signal trace is provided with a resistance adjusting device 30. Specifically, the resistance adjustment device 30 includes: a plurality of transmission paths 32 connected in parallel, each of the transmission paths 32 includes at least one switching tube 31. The switch tube 31 is a PMOS tube or an NMOS tube, and the type, layout and electrical characteristics of the switch tube 31 are the same. Of course, in other embodiments, the switch tube 31 may be a triode. In consideration of power consumption of the switching transistor, a MOS transistor is preferably used.
The control device 20 is configured to send a gating signal to the resistance adjustment device 30 according to a preset gating rule, so that the switching tube 31 is correspondingly turned on or off, and a corresponding transmission path 32 is further selected.
The control device 20 is configured to determine a total number Y of the required level signals 40 for each of the transmission paths 32 and a total number Z of the switching tubes 31 for each of the transmission paths 32 according to the total number X of the transmission paths 32, wherein X, Y, Z is related toX≤2(Y/2)And Y2Z, wherein the level signal 40 is determined according to the strobe signal.
Specifically, in one embodiment, the total number of the transmission paths 32 is eight, the total number of the level signals 40 is six, and the total number of the switching tubes 31 is three. In another embodiment, the total number of transmission paths 32 is sixteen, the total number of level signals 40 is eight, the total number of switching tubes 31 is four, and so on.
Further, the number of high level signals in the strobe signals is the same as the number of low level signals, that is, the strobe signals are generally two in one group, and each group includes one high level signal and one low level signal.
In an actual operation process, according to a preset gating rule (i.e. table 1), the control device 20 sends a gating signal to the resistance adjustment device 30, and the resistance adjustment device 30 is configured to select different transmission paths 32 according to the received gating signal to obtain resistance values corresponding to the transmission paths 32.
Figure BDA0003087865520000041
Figure BDA0003087865520000051
TABLE 1
For example, in the order shown in fig. 1, the transmission paths 32 are named a first transmission path 32 to an eighth transmission path 32, respectively, from top to bottom. A resistor is disposed between adjacent transmission paths 32, where the resistance values of the resistors may be all R, and may also be different resistance values. The minimum resistance value connected in series in the plurality of transmission paths is zero ohm, and the maximum resistance value connected in series in the plurality of transmission paths is the sum of the resistance values of the resistors arranged in all the adjacent transmission paths.
Specifically, when the strobe signal is 111000, that is, the eighth transmission path 32 is turned on, this means that a resistor with a resistance of 7R is connected in series on the signal trace (i.e., CK trace). When the strobe signal is 000111, a resistor with a resistance of 0R is connected in series on the signal trace (i.e., CK trace).
Note that the magnitude of the resistance value in series in the transmission line 32 is described in the case where the resistance value after the MOS transistor is turned on is ignored.
The invention has the advantages that the resistance value of the signal wire is changed by arranging the resistance adjusting device on at least one signal wire in the plurality of signal wires, so that the resistance value of each signal wire is basically the same, and the impedance of each signal wire is also basically the same.
As shown in fig. 2, which is a schematic structural diagram of a display device according to an embodiment of the present invention, the display device includes the GOA circuit according to the foregoing embodiment. The display device may be: any product or component with a display function, such as a mobile phone, a tablet computer, a television, a display, a notebook computer, a digital photo frame, a navigator, etc., has a better display effect when the display apparatus 200 of this embodiment adopts the GOA circuit 100 described in the foregoing embodiment.
Of course, other conventional structures, such as a power supply unit, a display driving unit, and the like, may also be included in the display device 200 of the present embodiment.
The principles and embodiments of the present invention have been described herein using specific examples, which are provided only to help understand the method and the core concept of the present invention; meanwhile, for those skilled in the art, according to the idea of the present invention, there may be variations in the specific embodiments and the application scope, and in summary, the content of the present specification should not be construed as a limitation to the present invention.

Claims (7)

1. A GOA circuit comprises a common signal line, wherein the common signal line comprises a plurality of signal wires, and is characterized in that at least one signal wire of the signal wires is provided with a resistance adjusting device, and the resistance adjusting device is used for selecting different transmission paths according to received gating signals to obtain a resistance value corresponding to the transmission path, so as to change the resistance value of the signal wire;
the resistance adjustment device includes: the transmission device comprises a plurality of transmission paths which are connected in parallel, wherein each transmission path comprises at least one switching tube, and a resistor is arranged between every two adjacent transmission paths;
the GOA circuit further comprises: and the control device is used for sending a gating signal to the resistance adjusting device according to a preset gating rule so as to correspondingly switch on or off the switching tube and further select a corresponding transmission path.
2. The GOA circuit of claim 1, wherein a minimum resistance value in series in the plurality of transmission paths is zero ohms, and a maximum resistance value in series in the plurality of transmission paths is a sum of resistances of resistors disposed in all adjacent transmission paths.
3. The GOA circuit of claim 1, wherein the control device is further configured to determine the total number Y of required level signals for each of the transmission paths and the total number Z of switching tubes for each of the transmission paths according to the total number X of the transmission paths, wherein X, Y, Z is related to X ≦ 2(Y/2)And Y-2Z, wherein the level signal is determined according to the strobe signal.
4. The GOA circuit of claim 1, wherein the number of high level signals and the number of low level signals in the strobe signal are the same.
5. The GOA circuit according to claim 1, wherein the switch tube is a PMOS tube or an NMOS tube.
6. The GOA circuit according to claim 1, wherein the switch tubes are identical in type, layout and electrical characteristics.
7. A display device comprising a GOA circuit according to any one of claims 1-6.
CN202110586770.9A 2021-05-27 2021-05-27 GOA circuit and display device Active CN113325639B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202110586770.9A CN113325639B (en) 2021-05-27 2021-05-27 GOA circuit and display device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202110586770.9A CN113325639B (en) 2021-05-27 2021-05-27 GOA circuit and display device

Publications (2)

Publication Number Publication Date
CN113325639A CN113325639A (en) 2021-08-31
CN113325639B true CN113325639B (en) 2022-07-12

Family

ID=77421803

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202110586770.9A Active CN113325639B (en) 2021-05-27 2021-05-27 GOA circuit and display device

Country Status (1)

Country Link
CN (1) CN113325639B (en)

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6509757B1 (en) * 2001-08-02 2003-01-21 Agilent Technologies, Inc. Binary weighted thermometer code for PVT controlled output drivers
US6642742B1 (en) * 2002-03-21 2003-11-04 Advanced Micro Devices, Inc. Method and apparatus for controlling output impedance
CN102393587A (en) * 2011-11-10 2012-03-28 友达光电股份有限公司 Signal wiring structure in GOA (gate driver on array) circuit of liquid crystal display
CN109147630A (en) * 2018-09-25 2019-01-04 武汉华星光电半导体显示技术有限公司 A kind of GOA detection circuit and its test method
CN208737865U (en) * 2018-09-21 2019-04-12 惠科股份有限公司 impedance difference compensation circuit, display panel and mobile terminal

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6509757B1 (en) * 2001-08-02 2003-01-21 Agilent Technologies, Inc. Binary weighted thermometer code for PVT controlled output drivers
US6642742B1 (en) * 2002-03-21 2003-11-04 Advanced Micro Devices, Inc. Method and apparatus for controlling output impedance
CN102393587A (en) * 2011-11-10 2012-03-28 友达光电股份有限公司 Signal wiring structure in GOA (gate driver on array) circuit of liquid crystal display
CN208737865U (en) * 2018-09-21 2019-04-12 惠科股份有限公司 impedance difference compensation circuit, display panel and mobile terminal
CN109147630A (en) * 2018-09-25 2019-01-04 武汉华星光电半导体显示技术有限公司 A kind of GOA detection circuit and its test method

Also Published As

Publication number Publication date
CN113325639A (en) 2021-08-31

Similar Documents

Publication Publication Date Title
US10126868B2 (en) Array substrate, method for driving the array substrate, display panel and display device
US11216110B2 (en) Touch substrate, touch display panel and touch display device to equalize resistance in touch control lead wires and avoid interference between signals thereon
US20220320145A1 (en) Display device and electronic device
CN108563362B (en) Touch control display panel
US10991287B2 (en) Array substrate and display device
US20140368750A1 (en) Single-layer mutual capacitive touch screen
CN112925448B (en) Touch display panel, detection method thereof and touch display device
CN101487962A (en) Display equipment with narrow frame structure and its driving method
CN104657022A (en) Display substrate and display device
JP7286498B2 (en) Level voltage generation circuit, data driver and display device
CN111752413B (en) Touch display panel, driving method thereof and display device
CN104392688A (en) Source driver and driving method thereof, array substrate and display device
US10824290B2 (en) Touch sensor and electronic paper display panel
CN113325639B (en) GOA circuit and display device
CN112835217B (en) Display device and driving method thereof
JP2024530843A (en) Light-emitting substrate and display device
CN111951711B (en) Data selector, display substrate, display device, and data writing method
CN108053795A (en) A kind of chip on film circuit board, display device and signal processing method
WO2022188201A1 (en) Touch display substrate, touch display panel, and touch display device
CN109817148B (en) Display compensation circuit, display substrate, display device and driving method
CN117198247B (en) Display panel and display device
TWI425272B (en) Touch display device
US20240172363A1 (en) Display module and display apparatus
KR102586850B1 (en) display device
CN219392640U (en) Touch panel and display device

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant