CN102332824B - Time sharing multiplex control method for single-inductance double-output switching power supply and circuit thereof - Google Patents
Time sharing multiplex control method for single-inductance double-output switching power supply and circuit thereof Download PDFInfo
- Publication number
- CN102332824B CN102332824B CN 201110285932 CN201110285932A CN102332824B CN 102332824 B CN102332824 B CN 102332824B CN 201110285932 CN201110285932 CN 201110285932 CN 201110285932 A CN201110285932 A CN 201110285932A CN 102332824 B CN102332824 B CN 102332824B
- Authority
- CN
- China
- Prior art keywords
- output
- input
- connects
- module
- nand gate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Abstract
The invention relates to a time sharing multiplex control method for a single-inductance double-output switching power supply and a circuit thereof. Two DC-DC (direct current) converters are integrated in one chip to generate outputs of two voltages; two output branch circuits share one inductance; the time sharing multiplex control method is adopted; a time sharing conduction switch is arranged at an output end of each output branch circuit; one clock period is divided into a plurality of units; in each clock period divided unit, one path of output is separately controlled; the voltages of the two paths of outputs are respectively compared with a reference voltage to generate duty cycle pulse signals for controlling a primary loop and a secondary loop; then the duty cycle pulse signals are input into a gating signal generating module to generate two gating signals; and the two gating signals are input into a driving module to generate gating signals of a primary switch and a secondary switch, so that two paths of outputs without cross influence in a continuous conduction mode are realized and the aims of outputting two paths of stable voltages and regulating the size of a load current are fulfilled.
Description
Technical field
The present invention relates to power supply changeover device, especially a kind of time-sharing multiplex control method and circuit thereof of single inductance dual output Switching Power Supply.
Background technology
Along with the development of electronic equipment and the increase of complexity, the unit module of complete machine inside is more and more, and different module for power supply voltage and power reguirements are different often.For example the mainboard of computer for distinct devices such as internal memory, hard disk, CPU and video cards, just needs to provide the supply power voltage of 3.3V, 5V, 12V respectively.Current smart mobile phone for example again, except the RF module requires low noise and high power supply voltage rejection ratio, need be with outside the LDO power supply, all the other most of modules consider that for efficient majority all adopts the DC-DC Switching Power Supply, supply power voltage does not wait from 1.5V to 15V.This shows that the research of multi-output dc-DC circuit has great significance for current power management industrial circle.
The traditional design multiple-output electric power is to single channel output translator of the independent use of the output voltage of each grade, though can be good at satisfying requirement and the simplicity of design of load like this, can cause the increase of Financial cost and electric supply installation volume.And because each DC-DC converter is independently, if their frequency of oscillation is variant, beat frequency just may takes place disturb, the frequency of occurrences is the voltage ripple of the difference of each frequency of oscillation on output voltage.Power Management Unit is current popular a solution.By integrated a plurality of DC-DC converters in chip piece, thus the output of realization multiple voltage.No matter Power Management Unit on precision, volume still are conversion efficiency, has good performance, but needs a plurality of inductance, and inductance is also the most difficult being integrated of area occupied maximum often, certainly will waste the PCB area like this and improve cost.
It is a kind of novel switched power supply architecture that single inductance dual output (SIDO) or single inductance are exported (SIMO) Switching Power Supply more, and each exports the branch road time-sharing work, utilizes single inductance to realize multichannel output, is suitable as very much the power supply of many-valued electrical voltage system.
The time-sharing work of output branch road has brought two benefits: at first an inductance is shared on the road of each output, has significantly reduced the quantity of required inductance, significantly dwindles the final volume and weight of multi-output switch power source system.Secondly can realize the accurately control separately to each output branch road.But also there is negative effect in time-sharing work: owing to share an inductance, have serious cross influence between the road of each output, the output current of certain output branch road changes the output current that can have influence on other output branch roads usually.The light ripple coefficient of respectively exporting branch road output that then increases of the problem of cross influence, heavy then destroy the stability of whole system, make the Switching Power Supply can't operate as normal.
The negative effect that single inductance multi-output switching power supply is brought for fear of cross influence, the Dongsheng Ma of Hong Kong University of Science and Thchnology boosts SIMO Boost() Switching Power Supply is operated in the DCM(discontinuous conduction mode) and the pseudo-continuous conduction mode of PCCM() under the pattern, utilize the Dead Time at two-way output junction place of adjacent work as transition, play the effect of isolation, effectively avoided the cross influence between the road of output.But DCM SIMO Switching Power Supply load capacity is less, and current ripples is big on the inductance simultaneously, causes output ripple bigger; Though PCCM SIMO Switching Power Supply inductance average current is bigger, load capacity is stronger, and PCCM utilizes the restraint of labour pattern to suppress to export cross influence between the branch road, in case mode of operation can't guarantee, still can exist between the output branch road to influence each other.Therefore, DCM SIMO and PCCM SIMO Switching Power Supply all are the cross influences that has suppressed to a certain extent between the output branch road, in case and it is excessive or control out of control fundamentally to eliminate load variations, be easy to make the mode of operation of Switching Power Supply to change, produce the cross influence between the output branch road.
Advantages such as to have load capacity strong owing to be operated in Switching Power Supply under the CCM pattern, and output voltage ripple is little, so the more and more scholars application of time-sharing multiplexing technology under the CCM Switching Power Supply that begin one's study.But the SIMO Switching Power Supply if certain road load changes, cause the inductive current on this road to depart from set point, and this variation will continue and have influence on the work of next branch road, cause cross influence under the CCM pattern.
The Zhang Lin of Southeast China University etc. has proposed a kind of minute period control method, and the SIMO Boost Switching Power Supply of continuous conduction mode is studied and designed at the control loop that independently charges and discharge under the switching sequence.The work week end of term of this control method when the output of every road increases a calibration cycle, is used for proofreading and correct inductive current, to eliminate the cross influence between the output branch current.But this method is mainly by three shortcomings: at first be the efficient that pure resistive correction branch road has reduced Switching Power Supply; Next is the switch periods that calibration cycle has changed Switching Power Supply; The characteristic that is this control method has at last determined each road load of Switching Power Supply to equate or to be more or less the same.These several drawbacks limit proofread and correct the application of branch road control method in the SIMO Switching Power Supply.
Summary of the invention
The present invention is for overcoming the deficiency of prior art, on the basis of existing technology, a kind of time-sharing multiplex control method and circuit thereof of single inductance dual output Switching Power Supply have been proposed, relatively produce the duty cycle signals of control major loop and secondary loop by voltage and reference voltage with each road output, realize the multichannel output of no cross influence under the continuous conduction mode.
Technical scheme of the present invention is: a kind of time-sharing multiplex control method of single inductance dual output Switching Power Supply, integrated two DC-DC converters in chip piece, produce the output of two kinds of voltages, two output branch roads share an inductance, adopt the master of time-sharing multiplex, inferior loop control method, output at each output branch road arranges the timesharing actuating switch, a clock cycle is divided into a plurality of unit, in each clock cycle division unit, separately one tunnel output is controlled, it is characterized in that: the voltage of two-way output is compared with reference voltage respectively, produce the duty cycle pulse signal of control major loop and time loop, be input to the gating signal generation module then, produce two gating signals, two gating signals are input to driver module, produce the gating signal of main switch and time switch, realize the two-way output of no cross influence under the continuous conduction mode, reach the stable voltage of output two-way and the purpose of regulating load size of current.
Realize the circuit of the time-sharing multiplex control method of above-mentioned single inductance dual output Switching Power Supply, it is characterized in that: be provided with major loop and time loop control module, the gating signal generation module, driver module, power stage module and voltage sample module, major loop is connected the gating signal generation module with time loop control module output, the output of gating signal generation module connects driver module, driver module output connects the power stage module, the output of power stage module connects voltage sample module and major loop and time loop control module, and the output of voltage sample module connects major loop and time loop control module; Wherein:
Major loop and time loop control module comprise oscillator, oblique wave compensation circuit, current detection circuit, first error amplifier, second error amplifier, first pulse-width modulator and second pulse-width modulator; The oscillator clock signal is to slope compensation circuit, be input to an input of first pulse-width modulator and second pulse-width modulator after the triangular signal stack of the sensed current signal of current detection circuit output and slope compensation circuit output respectively, another input of first pulse-width modulator and second pulse-width modulator connects the output of first error amplifier and second error amplifier respectively, the normal phase input end of first error amplifier connects first reference voltage, the inverting input of first error amplifier connects first sampled voltage, the normal phase input end of second error amplifier connects second reference voltage, and the inverting input of second error amplifier connects second sampled voltage;
The gating signal generation module comprises first～the 44 inverter, first～the 77 two input nand gate, one two input NOR gate, first, second 2 buffers, first, second 2 d type flip flops; The output of first pulse-width modulator of major loop and time loop control module is connected the input of first inverter and an input of second liang of input nand gate respectively, and the output of second pulse-width modulator connects input and the first d type flip flop data input pin of the input of second inverter, first liang of input nand gate respectively; The output of first inverter connects another input of first liang of input nand gate, the input of an input, the second d type flip flop input end of clock and the 3rd liang of input nand gate of two input NOR gate respectively, and the output of second inverter connects another input of another input of second liang of input nand gate, the 3rd liang of input nand gate and another input of two input NOR gate respectively; First, the output of second liang of input nand gate connects two inputs of the 4th liang of input nand gate respectively, the output of the 3rd liang of input nand gate connects input and the 3rd inverter input of the 5th liang of input nand gate, another input of the 5th liang of input nand gate connects the 4th inverter input and the second d type flip flop output respectively, the output of the 4th liang of input nand gate connects the input of first buffer, the output of first buffer connects the first d type flip flop input end of clock, first, the Enable Pin of second d type flip flop is with connecing outside enable signal, the first d type flip flop output connects the second d type flip flop data input pin, the 3rd, the output of the 4th inverter connects two inputs of the 6th liang of input nand gate respectively, the 5th, the output of the 6th liang of input nand gate connects two inputs of the 7th liang of input nand gate respectively, and the output of the 7th liang of input nand gate connects the input of second buffer;
Driver module comprises dead band control circuit and drive circuit, be known circuit, driver module is provided with 2 inputs, be connected with output and two outputs of importing NOR gate of second buffer in the gating signal generation module respectively, four outputs of driver module are exported the first main switch gating signal, the second main switch gating signal, the inferior switch first branch road gating signal and time switch second branch road gating signal respectively;
The power stage module comprises 4 switching tube MP1, MN1, MP2 and MP3 and inductance L, the grid of switching tube MP1 connects the first main switch gating signal of driver module output, the grid of switching tube MN1 connects the second main switch gating signal of driver module output, the grid of switching tube MP2 connects the inferior switch first branch road gating signal of driver module output, and the grid of switching tube MP2 connects the inferior switch second branch road gating signal of driver module output; The source electrode of switching tube MP1 connects power end, the drain electrode of the drain electrode of switching tube MP1 and switching tube MN1 is connected the input of current detection circuit in an end of inductance L and major loop and time loop control module, the source ground of switching tube MN1, the other end of inductance L connects the source electrode of switching tube MP2 and switching tube MP3, and the drain electrode of switching tube MP2 and switching tube MP3 is respectively two outputs of first branch road and the second branch road output voltage;
The voltage sample module comprises 6 resistance R 1, R2, R3, R4, RL1 and RL2,2 capacitor C 1 and C2, one end of capacitor C 1, resistance R L1 and resistance R 1 all connects the drain electrode of switching tube MP2, one end of the other end of capacitor C 1, resistance R L1 and resistance R 2 all is connected to ground, and the other end of resistance R 1 and resistance R 2 all is connected to the inverting input of first error amplifier in major loop and time loop control module; One end of capacitor C 2, resistance R L2 and resistance R 3 all is connected to the drain electrode of switching tube MP3, one end of the other end of capacitor C 2, resistance R L2 and resistance R 4 all is connected to ground, and the other end of resistance R 3 and resistance R 4 all is connected to the inverting input of second error amplifier in major loop and time loop control module..
Advantage of the present invention and remarkable result
(1) in a clock cycle, switching tube MP1, MN1, MP2 and MP3 are produced a gating signal respectively, in the time that MP1 opens, MP2 and MP3 are opened at times, in each part, separately one tunnel output is controlled, can be reduced multichannel output cross influence so to a certain extent.
(2) adopt time-sharing multiplexing technology to realize single inductance dual output, relatively produce the duty cycle signals of control major loop and secondary loop by voltage and reference voltage with each road output, realize the multichannel output of no cross influence under the continuous conduction mode, control circuit is fairly simple, this patent is based on switching mode simultaneously, and efficient is than higher.
Description of drawings
Fig. 1 is circuit block diagram of the present invention;
Fig. 2 is circuit theory diagrams of the present invention;
Fig. 3 is the circuit diagram of gating signal generation module among the present invention;
Fig. 4 is the sequential chart of gating signal generation module among the present invention and driver module interior section pin.
Embodiment
Referring to Fig. 1, Fig. 2, realize the circuit of single inductance dual output Switching Power Supply time-sharing multiplex control method, be provided with major loop and time loop control module, gating signal generation module, driver module, power stage module and voltage sample module.Major loop is connected the gating signal generation module with time loop control module output, the output of gating signal generation module connects driver module, driver module output connects the power stage module, the output of power stage module connects voltage sample module and major loop and time loop control module, and the output of voltage sample module connects major loop and time loop control module.Produce the pulse signal of two different duty by major loop and time loop control module, pulse signal is input to two gating signals of generation in the gating signal generation module, then two gating signals are input to the gating signal of driver module generation main switch (MP1, MN1) and time switch (MP2, MP3), use the mode of switch to first branch road and the charging of second branch road, keep required output voltage and load current, realize the multichannel output of no cross influence under the continuous conduction mode.Reach the stable voltage of output two-way and the purpose of regulating load size of current at last.
Major loop and time loop control module comprise oscillator, oblique wave compensation circuit, current detection circuit, error amplifier 1, error amplifier 2, pulse-width modulator 1 and second pulse-width modulator 2; The oscillator clock signal is to slope compensation circuit, the input signal of current detection circuit is the electric current of inductance L, be input to an input of pulse-width modulator 1 and pulse-width modulator 2 after the triangular signal stack of the sensed current signal of current detection circuit output and slope compensation circuit output respectively, another input of pulse-width modulator 1 and pulse-width modulator 2 connects the comparison signal of the output of error amplifier 1 and error amplifier 2 respectively, wherein, the normal phase input end of error amplifier 1 connects reference voltage Vref 1, the inverting input of error amplifier 1 connects the sampled voltage V01 of voltage sample module, reference voltage Vref 1 compares by error amplifier 1 with sampled voltage V01, and output signal is to pulse-width modulator 1; The normal phase input end of second error amplifier connects reference voltage Vref 2, the inverting input of error amplifier 2 connects the sampled voltage V02 of voltage sample module, reference voltage Vref 2 compares by error amplifier 2 with sampled voltage V02, and output signal is to pulse-width modulator 2; The output signal B of the output signal A of pulse-width modulator 1 and pulse-width modulator 2 is input in the gating signal generation module.
As shown in Figure 3, the gating signal generation module comprises 4 inverter inv1, inv2, inv3 and inv4,7 two input nand gate nand1, nand2, nand3, nand4, nand5, nand6 and nand7, one two input NOR gate nor1,2 buffer buffer1 and buffer2, d type flip flop 1 and d type flip flop 2.. the output terminals A of pulse-width modulator 1 is connected to the input of inverter inv1 and the input of two input nand gate nand2, the output B of pulse-width modulator 2 is connected to the input of inverter inv2, input of two input nand gate nand1 and the data input pin D of d type flip flop 1, the output of inverter inv1 is connected respectively to another input of two input nand gate nand1, the input of two input NOR gate nor1, input of two input nand gate nand3 and the input end of clock CLK of d type flip flop 2, the output of inverter inv2 is connected respectively to another input of two input nand gate nand2, another input of two input NOR gate nor1 and another input of two input nand gate nand3, the output of two input nand gate nand1 and nand2 is connected respectively to two inputs of two input nand gate nand4, the output of nand4 is connected to the input of buffer buffer1, the output of buffer1 is connected to the input end of clock CLK of d type flip flop 1, the output Q of d type flip flop 1 is connected to the data input pin D of d type flip flop 2, the input EN that enables of d type flip flop 1 and d type flip flop 2 is imported by outside enable signal, the Q of d type flip flop 2 end output signal R is input to input of two input nand gate nand5 and the input of inverter inv4, the output of two input nand gate nand3 is connected to another input of two input nand gate nand5 and the input of reverser inv3, the output of inverter inv3 and inv4 is connected respectively to two inputs of two input nand gate nand6, the output of two input nand gate nand5 and nand6 is connected respectively to two inputs of two input nand gate nand7, the output of two input nand gate nand7 is connected to the input of buffer buffer2, the output signal of buffer buffer2 (A+B) ⊙ R is input in the driver module, and the output signal A ﹡ B of two input NOR gate nor1 also is input in the driver module.
As Fig. 2, driver module comprises dead band control circuit and drive circuit, is known circuit.Driver module is provided with 2 inputs, be connected with output (A+B) ⊙ R and the two output A ﹡ B that import NOR gate nor1 of buffer buffer2 in the gating signal generation module respectively, four outputs of driver module are exported the first main switch gating signal PD, the second main switch gating signal ND, the inferior switch first branch road gating signal D1 and time switch second branch road gating signal D2 respectively.
The power stage module comprises 4 switching tube MP1, MN1, MP2 and MP3 and inductance L, the grid of switching tube MP1 connects the first main switch gating signal PD of driver module output, the grid of switching tube MN1 connects the second main switch gating signal ND of driver module output, the grid of switching tube MP2 connects the inferior switch first branch road gating signal D1 of driver module output, and the grid of switching tube MP2 connects the inferior switch second branch road gating signal D2 of driver module output; The source electrode of switching tube MP1 connects power end Vin, the drain electrode of the drain electrode of switching tube MP1 and switching tube MN1 is connected the input of current detection circuit in an end of inductance L and major loop and time loop control module, the source ground of switching tube MN1, the other end of inductance L connects the source electrode of switching tube MP2 and switching tube MP3, and the drain electrode of switching tube MP2 and switching tube MP3 is respectively two output VOUT1 and the VOUT2 of first branch road and the second branch road output voltage.
The voltage sample module comprises 6 resistance R 1, R2, R3, R4, RL1 and RL2,2 capacitor C 1 and C2, one end of capacitor C 1, resistance R L1 and resistance R 1 all connects the drain electrode (VOUT1) of switching tube MP2, one end of the other end of capacitor C 1, resistance R L1 and resistance R 2 all is connected to ground, the other end of resistance R 1 and resistance R 2 is exported V01, is connected to the inverting input of first error amplifier in major loop and time loop control module; One end of capacitor C 2, resistance R L2 and resistance R 3 all is connected to the drain electrode (VOUT2) of switching tube MP3, one end of the other end of capacitor C 2, resistance R L2 and resistance R 4 all is connected to ground, the other end of resistance R 3 and resistance R 4 is exported V02, is connected to the inverting input of second error amplifier in major loop and time loop control module..
The operation principle of the inventive method and circuit is as follows:
The voltage sample module is by sampling resistor R1, R2, R3, R4 sample output voltage VO UT1 and the VOUT2 of first branch road and second branch road, suppose VOUT1＜VOUT2, the output voltage of voltage sample module is V01 and V02, wherein V01 is the sampled voltage of first branch road, V02 is the sampled voltage of second branch road, the inverting input and the reference voltage V ref1 that V01 are input to error amplifier 1 compare, when the V01 value bigger than the Vref1 value, error amplifier 1 output low level, when the V01 value littler than the Vref1 value, error amplifier 1 output high level, in like manner, the inverting input and the reference voltage V ref2 that V02 are input to error amplifier 2 compare, when the V02 value bigger than the Vref2 value, error amplifier 2 output low levels, when the V02 value littler than the Vref2 value, error amplifier 2 output high level.Major loop time loop control module is typical peak electricity flow pattern control loop, the purpose of slope compensation is in order to prevent subharmonic oscillation, the output signal of error amplifier 1 and error amplifier 2 is input to respectively in pulse-width modulator 1 and the pulse-width modulator 2, simultaneously current detecting to signal and the slope compensation signal of inductive current also be input in pulse pulse-width modulator 1 and the pulse-width modulator 2, pulse-width modulator 1 output has the a-signal of certain duty ratio, pulse-width modulator 2 is also exported the B signal that certain duty ratio is arranged, and a-signal and B signal are input to the gating signal generation module.
The gating signal generation module is undertaken two input signals to export after some logical operations by some logical circuits, and Fig. 4 is the sequential chart of gating signal generation module and driver module interior section pin.T1, T2, T3, T4, T5, T6 are six clock cycle, TI=T2=T3=T4=T5=T6=T, and wherein at T1, the T2 d1 that the duty ratio of a-signal all is in the cycle, the duty ratio of B signal all is d2; Duty ratio at T3, T4 a-signal in the cycle all is d3, and the duty ratio of B signal all is d4; Duty ratio at T4, T5 a-signal in the cycle all is d5, and the duty ratio of B signal all is d6.When each clock cycle began, main switch PMOS power tube gating signal was that low level is opened major loop power tube MP1.
At T1, T2 in the cycle, the duty ratio d1 of a-signal is greater than the duty ratio d2 of B signal, through exporting A, B(A and B behind the gating signal generation module) signal, the AB signal is input to driver module, main switch PMOS power tube gating signal PD, main switch power NMOS gating signal ND and A, B signal are approximate identical, and main switch PMOS power tube gating signal PD control MP1 pipe is opened the time at 0 ~ d1 of a clock cycle, makes the inductive current rising, close the inductance afterflow in time at d1 ~ T; Main switch power NMOS gating signal ND control MN1 pipe is closed in the time at 0 ~ d1, opens in the time at d1 ~ T.Through output (A+B) ⊙ R(A or B behind the gating signal generation module again with R with or) signal, (A+B) ⊙ R signal is input to driver module, inferior switch second branch road gating signal D2 of output is approximate identical with (A+B) ⊙ R signal.The inferior switch first branch road gating signal D1 is approximate opposite with (A+B) ⊙ R signal, inferior switch second branch road gating signal D2 control MP3 pipe is opened in the time at 0 ~ d2 of a clock cycle, inductive current charges to second branch road, the second branch road output voltage is risen, close in the time at d2 ~ T, the second branch road output voltage descends; Inferior switch first branch road gating signal D1 control MP2 pipe is closed in the time at 0 ~ d2, open in the time at d2 ~ T, inductive current charges to first branch road in the time at d2 ~ d1, and the first branch road output voltage is risen, d1 ~ T in the time MP1 close, the first branch road output voltage is descended.So, in cycle, the first branch road output load current is at first second branch road to be charged when the clock cycle begins greater than the second branch road load current at T1, T2, then first branch road is charged, keep first branch road and second branch road required output voltage and load current.
At T3, T4 is in the cycle, circuit load changes and causes first via output load current less than the second branch road load current, the duty ratio d3 of a-signal is less than the duty ratio d4 of B signal, through exporting A behind the gating signal generation module, the B signal, A, the B signal is input to driver module, the main switch PMOS power tube gating signal PD of output, main switch power NMOS gating signal ND and A, the B signal is approximate identical, main switch PMOS power tube gating signal PD control MP1 pipe is opened in the time at 0 ~ d4 of a clock cycle, inductive current is risen, close the inductance afterflow in time at d4 ~ T; Main switch power NMOS gating signal ND control MN1 pipe is closed in the time at 0 ~ d4, opens in the time at d4 ~ T.Through output (A+B) ⊙ R signal behind the gating signal generation module, (A+B) ⊙ R signal is input to driver module, the inferior switch second branch road gating signal D2 of output is approximate identical with (A+B) ⊙ R signal, the inferior switch first branch road gating signal D1 is approximate opposite with (A+B) ⊙ R signal, but because the delay of d type flip flop, saltus step takes place in judgement symbol after having prolonged a clock cycle, institute is the switch first branch road gating signal D1 in proper order, the inferior switch second branch road gating signal D2 is at sequential and the T1 in T3 cycle, the T2 cycle is identical, at T4 in the cycle, inferior switch first branch road gating signal D1 control MP2 pipe is opened in the time at 0 ~ d3 of a clock cycle, inductive current charges to first branch road, the first branch road output voltage is risen, close in the time at d3 ~ T, the first branch road output voltage descends; Inferior switch second branch road gating signal D2 control MP3 pipe is closed in the time at 0 ~ d3, open in the time at d3 ~ T, at d3 ~ d4 time internal inductance electric current second branch road is charged, the second branch road output voltage is risen, d4 ~ T in the time MP1 close, the second branch road output voltage is descended.So, at T3 in the cycle, the first branch road output load current is greater than the second branch road load current, be at first second branch road to be charged when the clock cycle begins, then first branch road charged, at T4 in the cycle, the second branch road output load current is greater than the first branch road load current, be at first first branch road to be charged when the clock cycle begins, then second branch road charged, keep first branch road and second branch road required output voltage and load current.
In like manner, at T5, T6 is in the cycle, circuit load changes and causes first via output load current greater than the second branch road load current, the duty ratio d5 of a-signal is greater than the duty ratio d6 of B signal, through exporting A behind the gating signal generation module, the B signal, A, the B signal is input to driver module, the main switch PMOS power tube gating signal PD of output, main switch power NMOS gating signal ND and A, the B signal is approximate identical, main switch PMOS power tube gating signal PD control MP1 pipe is opened in the time at 0 ~ d5 of a clock cycle, inductive current is risen, close the inductance afterflow in time at d5 ~ T; Main switch power NMOS gating signal ND control MN1 pipe is closed in the time at 0 ~ d5, opens in the time at d5 ~ T.Through output (A+B) ⊙ R signal behind the gating signal generation module, (A+B) ⊙ R signal is input to driver module, the inferior switch second branch road gating signal D2 of output is approximate identical with (A+B) ⊙ R signal, the inferior switch first branch road gating signal signal D1 is approximate opposite with (A+B) ⊙ R signal, but because the delay of d type flip flop, saltus step takes place in judgement symbol after having prolonged a clock cycle, institute is the switch first branch road gating signal D1 in proper order, the inferior switch second branch road gating signal D2 is identical with the T4 cycle in the sequential in T5 cycle, at T6 in the cycle, inferior switch second branch road gating signal D2 control MP3 pipe is opened in the time at 0 ~ d6 of a clock cycle, inductive current charges to second branch road, the second branch road output voltage is risen, close in the time at d6 ~ T, the second branch road output voltage descends; Inferior switch first branch road gating signal D1 control MP2 pipe is closed in the time at 0 ~ d6, open in the time at d6 ~ T, at d6 ~ d5 time internal inductance electric current first branch road is charged, the first branch road output voltage is risen, d5 ~ T in the time MP2 close, the first branch road output voltage is descended.So, at T5 in the cycle, the second branch road output load current is greater than the first branch road load current, be at first first branch road to be charged when the clock cycle begins, then second branch road charged, at T6 in the cycle, the first branch road output load current is greater than the second branch road load current, be at first second branch road to be charged when the clock cycle begins, then first branch road charged, keep first branch road and second branch road required output voltage and load current.
Claims (1)
1. the time-sharing multiplex control method of a single inductance dual output Switching Power Supply, integrated two DC-DC converters in chip piece, produce the output of two kinds of voltages, two output branch roads share an inductance, adopt the master of time-sharing multiplex, inferior loop control method, output at each output branch road arranges the timesharing actuating switch, a clock cycle is divided into a plurality of unit, in each clock cycle division unit, separately one tunnel output is controlled, the voltage of two-way output is compared with reference voltage respectively, produce the duty cycle pulse signal of control major loop and time loop, be input to the gating signal generation module then, produce two gating signals, two gating signals are input to driver module, produce the gating signal of main switch and time switch, realize the two-way output of no cross influence under the continuous conduction mode, reach the stable voltage of output two-way and the purpose of regulating load size of current; It is characterized in that:
Be provided with major loop and time loop control module, gating signal generation module, driver module, power stage module and voltage sample module, major loop is connected the gating signal generation module with time loop control module output, the output of gating signal generation module connects driver module, driver module output connects the power stage module, the output of power stage module connects voltage sample module and major loop and time loop control module, and the output of voltage sample module connects major loop and time loop control module; Wherein:
Major loop and time loop control module comprise oscillator, oblique wave compensation circuit, current detection circuit, first error amplifier, second error amplifier, first pulse-width modulator and second pulse-width modulator; The oscillator clock signal is to slope compensation circuit, be input to an input of first pulse-width modulator and second pulse-width modulator after the triangular signal stack of the sensed current signal of current detection circuit output and slope compensation circuit output respectively, another input of first pulse-width modulator and second pulse-width modulator connects the output of first error amplifier and second error amplifier respectively, the normal phase input end of first error amplifier connects first reference voltage, the inverting input of first error amplifier connects first sampled voltage, the normal phase input end of second error amplifier connects second reference voltage, and the inverting input of second error amplifier connects second sampled voltage;
The gating signal generation module comprises first～the 44 inverter, first～the 77 two input nand gate, one two input NOR gate, first, second 2 buffers, first, second 2 d type flip flops; The output of first pulse-width modulator of major loop and time loop control module is connected the input of first inverter and an input of second liang of input nand gate respectively, and the output of second pulse-width modulator connects input and the first d type flip flop data input pin of the input of second inverter, first liang of input nand gate respectively; The output of first inverter connects another input of first liang of input nand gate, an input, the input end of clock of second d type flip flop and an input of the 3rd liang of input nand gate of two input NOR gate respectively, and the output of second inverter connects another input of another input of second liang of input nand gate, the 3rd liang of input nand gate and another input of two input NOR gate respectively; First, the output of second liang of input nand gate connects two inputs of the 4th liang of input nand gate respectively, the output of the 3rd liang of input nand gate connects input and the 3rd inverter input of the 5th liang of input nand gate, another input of the 5th liang of input nand gate connects the 4th inverter input and the second d type flip flop output respectively, the output of the 4th liang of input nand gate connects the input of first buffer, the output of first buffer connects the first d type flip flop input end of clock, first, the Enable Pin of second d type flip flop is with connecing outside enable signal, the first d type flip flop output connects the second d type flip flop data input pin, the 3rd, the output of the 4th inverter connects two inputs of the 6th liang of input nand gate respectively, the 5th, the output of the 6th liang of input nand gate connects two inputs of the 7th liang of input nand gate respectively, and the output of the 7th liang of input nand gate connects the input of second buffer;
Driver module comprises dead band control circuit and drive circuit, driver module is provided with 2 inputs, be connected with output and two outputs of importing NOR gate of second buffer in the gating signal generation module respectively, four outputs of driver module are exported the first main switch gating signal, the second main switch gating signal, the inferior switch first branch road gating signal and time switch second branch road gating signal respectively;
The power stage module comprises 4 switching tube MP1, MN1, MP2 and MP3 and inductance L, the grid of switching tube MP1 connects the first main switch gating signal of driver module output, the grid of switching tube MN1 connects the second main switch gating signal of driver module output, the grid of switching tube MP2 connects the inferior switch first branch road gating signal of driver module output, and the grid of switching tube MP2 connects the inferior switch second branch road gating signal of driver module output; The source electrode of switching tube MP1 connects the input of this single inductance dual output Switching Power Supply time-sharing multiplex control circuit, the drain electrode of the drain electrode of switching tube MP1 and switching tube MN1 is connected the input of current detection circuit in an end of inductance L and major loop and time loop control module, the source ground of switching tube MN1, the other end of inductance L connects the source electrode of switching tube MP2 and switching tube MP3, and the drain electrode of switching tube MP2 and switching tube MP3 is respectively two outputs of first branch road and the second branch road output voltage;
The voltage sample module comprises 6 resistance R 1, R2, R3, R4, RL1 and RL2,2 capacitor C 1 and C2, one end of capacitor C 1, resistance R L1 and resistance R 1 all connects the drain electrode of switching tube MP2, one end of the other end of capacitor C 1, resistance R L1 and resistance R 2 all is connected to ground, and the other end of resistance R 1 and resistance R 2 all is connected to the inverting input of first error amplifier in major loop and time loop control module; One end of capacitor C 2, resistance R L2 and resistance R 3 all is connected to the drain electrode of switching tube MP3, one end of the other end of capacitor C 2, resistance R L2 and resistance R 4 all is connected to ground, and the other end of resistance R 3 and resistance R 4 all is connected to the inverting input of second error amplifier in major loop and time loop control module.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN 201110285932 CN102332824B (en) | 2011-09-23 | 2011-09-23 | Time sharing multiplex control method for single-inductance double-output switching power supply and circuit thereof |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN 201110285932 CN102332824B (en) | 2011-09-23 | 2011-09-23 | Time sharing multiplex control method for single-inductance double-output switching power supply and circuit thereof |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN102332824A CN102332824A (en) | 2012-01-25 |
| CN102332824B true CN102332824B (en) | 2013-08-28 |
Family
ID=45484473
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN 201110285932 Expired - Fee Related CN102332824B (en) | 2011-09-23 | 2011-09-23 | Time sharing multiplex control method for single-inductance double-output switching power supply and circuit thereof |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN102332824B (en) |
Families Citing this family (12)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102820781B (en) * | 2012-08-30 | 2014-08-06 | 东南大学 | Single-inductance double-output switch power supply based on ripple control |
| CN103219912B (en) * | 2013-04-28 | 2014-11-19 | 盐城工学院 | Control method suitable for universal input voltage buck-boost grid-connected inverter |
| CN103929066A (en) * | 2014-04-30 | 2014-07-16 | 杨飏 | Wide-range single-inductor multiple-output converter |
| CN104410276B (en) * | 2014-12-17 | 2018-06-12 | 矽力杰半导体技术(杭州)有限公司 | Voltage conversion circuit based on single inductance multi output |
| CN105991029B (en) * | 2015-02-05 | 2018-11-30 | 通嘉科技股份有限公司 | Using the single inductor multi-output power converter of adaptability grid bias technology |
| CN104682699B (en) * | 2015-03-20 | 2018-07-06 | 深圳市华星光电技术有限公司 | A kind of buck translation circuit, power management module and LCD drive g device |
| CN110123445B (en) * | 2019-06-06 | 2024-01-12 | 北京佰仁医疗科技股份有限公司 | High-frequency high-voltage circuit time-sharing multiplexing control device and multi-electrode radio frequency ablation system |
| US11128219B1 (en) * | 2020-05-25 | 2021-09-21 | Novatek Microelectronics Corp. | Control circuit for voltage generator |
| CN113852260A (en) * | 2020-06-09 | 2021-12-28 | 华为技术有限公司 | Power supply circuit, control method and system |
| CN112671229B (en) * | 2021-01-12 | 2023-08-29 | 无锡中感微电子股份有限公司 | Single-inductance multi-output DC-DC converter |
| CN112398342B (en) * | 2021-01-21 | 2021-04-06 | 四川大学 | Frequency conversion control device and method for combined single-inductor dual-output switch converter |
| CN113098265B (en) * | 2021-04-13 | 2022-02-08 | 苏州力生美半导体有限公司 | Single-inductor double-output BUCK switching power supply and charge-discharge control method thereof |
Family Cites Families (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6222352B1 (en) * | 1999-05-06 | 2001-04-24 | Fairchild Semiconductor Corporation | Multiple voltage output buck converter with a single inductor |
| US20110187189A1 (en) * | 2010-02-02 | 2011-08-04 | Intersil Americas Inc. | System and method for controlling single inductor dual output dc/dc converters |
-
2011
- 2011-09-23 CN CN 201110285932 patent/CN102332824B/en not_active Expired - Fee Related
Also Published As
| Publication number | Publication date |
|---|---|
| CN102332824A (en) | 2012-01-25 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN102332824B (en) | Time sharing multiplex control method for single-inductance double-output switching power supply and circuit thereof | |
| CN202309521U (en) | Control circuit for single-inductance dual-output switching power supply | |
| CN101369775B (en) | High efficiency charge pump DC to DC converter circuits and methods | |
| US7268448B2 (en) | Plural output switching regulator with phase comparison and delay means | |
| CN102868297B (en) | Deadline-fixed PFM (pulse frequency modulation) mode switching power supply controller | |
| CN103516207B (en) | The synchronous rectifier timer of discontinuous mode DC/DC converters | |
| US11824443B2 (en) | Single-inductor multiple-output DC-DC buck converter | |
| CN103647449B (en) | A kind of boost-type charge pump circuit | |
| CN103401406B (en) | Ripple for dc-dc underload jump pulse pattern reduces circuit | |
| CN103947093A (en) | Device for controlling a switching mode power supply | |
| CN102946185A (en) | Control circuit for improving switching power supply output voltage transient response | |
| CN102577060B (en) | Controlling power loss in a switched-capacitor power converter | |
| US11784567B2 (en) | Synchronization of an electronic device | |
| CN104901534A (en) | Slope compensating circuit and DC-DC conversion device | |
| WO2021226978A1 (en) | Power supply management circuit, chip, and device | |
| CN100438287C (en) | DC-toDC. boost converting device and method | |
| CN103178711A (en) | Buck-boost direct-current converting circuit | |
| CN101924463A (en) | PFM control method of switching power converter and realizing device thereof | |
| CN101154884A (en) | Current mode width pulse modulation booster circuit and its feedback signal sensing method | |
| CN109756215A (en) | A kind of multifunction switch controller and changeable method | |
| CN101310240B (en) | Management of regulator-induced switching noise for sampled systems | |
| CN101083400A (en) | Power supply device of an electronic device | |
| CN203206113U (en) | Boost-buck converter | |
| CN204633599U (en) | Power charge pump and use the electric power management circuit of this power charge pump | |
| CN103208862A (en) | Timing control circuit for switching capacitor dynamic switch and control method thereof |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20130828 Termination date: 20160923 |
|
| CF01 | Termination of patent right due to non-payment of annual fee |