CN102306626A - Method for preparing gate structure of semiconductor heterojunction field effect transistor - Google Patents

Method for preparing gate structure of semiconductor heterojunction field effect transistor Download PDF

Info

Publication number
CN102306626A
CN102306626A CN201110266824A CN201110266824A CN102306626A CN 102306626 A CN102306626 A CN 102306626A CN 201110266824 A CN201110266824 A CN 201110266824A CN 201110266824 A CN201110266824 A CN 201110266824A CN 102306626 A CN102306626 A CN 102306626A
Authority
CN
China
Prior art keywords
field effect
effect transistor
preparation
mgo
grid structure
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN201110266824A
Other languages
Chinese (zh)
Other versions
CN102306626B (en
Inventor
朱俊
廖秀尉
郝兰众
李言荣
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
University of Electronic Science and Technology of China
Original Assignee
University of Electronic Science and Technology of China
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by University of Electronic Science and Technology of China filed Critical University of Electronic Science and Technology of China
Priority to CN 201110266824 priority Critical patent/CN102306626B/en
Publication of CN102306626A publication Critical patent/CN102306626A/en
Application granted granted Critical
Publication of CN102306626B publication Critical patent/CN102306626B/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Junction Field-Effect Transistors (AREA)

Abstract

A preparation method of a gate structure of a semiconductor heterojunction field effect transistor relates to the field of microelectronic device preparation. The invention comprises the following steps: (1) coating a positive photoresist on the GaN-based semiconductor heterostructure on which the source electrode and the drain electrode have been fabricated; (2) carrying out micro-patterning on the photoresist through exposure and development processes, and leaving a proper area to manufacture an MgO mask; (3) depositing a MgO film; (4) stripping the photoresist, and leaving the MgO film directly deposited on the substrate as a mask; (5) depositing a ferroelectric oxide thin film layer and a metal layer in sequence; (6) and stripping the MgO mask to leave the ferroelectric oxide film layer and the metal layer directly deposited on the substrate as the gate structure of the semiconductor heterojunction field effect transistor. The preparation method is simple, has small damage to the GaN-based semiconductor heterostructure, and cannot cause great influence on the performance of the device.

Description

The preparation method of heterogeneous semiconductor junction field effect transistor grid structure
Technical field
The present invention relates to the microelectronic component preparation field, be specifically related to adopt MgO to prepare the technology of metal/ferroelectric oxide/GaN base semiconductor HFET grid structure as mask.
Background technology
The GaN semiconductor is typical third generation wide bandgap semiconductor, has characteristics such as energy gap is big, disruptive field intensity is high, thermal conductivity is big, carrier mobility is high, capability of resistance to radiation is strong, has a wide range of applications at microelectronic.The GaN base semiconductor can form solid solution, can realize that through the set of dispense ratio of regulating III family's element such as Al the solid solution energy gap is adjustable continuously in the 1.9-6.2eV scope.The GaN base semiconductor has certain piezoelectric polarization and spontaneous polarization, when forming heterostructure, can form two-dimensional electron gas (2DEG) at the interface.As can under plain situation, forming surface density in the AlGaN/GaN heterojunction up to 10 13Cm -2Two-dimensional electron gas, its mobility can reach 1500cm 2/ (Vs).Therefore, the GaN base semiconductor at high frequency, at a high speed, the high-power electronic device field has broad application prospects.Although the GaN base semiconductor has good electric property, still have numerous physical mechanisms to need further research.One of problem is exactly the grid leakage current of GaN base field-effect device the most significantly.Discover, adopt the MOSFET structure can significantly reduce the grid leakage current of GaN base field-effect device, the performance of improving device is played crucial effect.Mostly medium of oxides material commonly used at present is SiO 2, Al 2O 3, HfO 2Deng dielectric constant less than 20 low-k materials.Along with constantly dwindling of device volume, require gate dielectric layer equivalent oxide thickness (EOT) more and more littler, the gate dielectric material k value of employing is higher.
The ferroelectric oxide material is one type of oxide material with broad prospect of application.Ferroelectric oxide material commonly used mainly contains Ca-Ti ore type ferroelectric, laminated perovskite type ferroelectric body and lithium niobate type ferroelectric body.Ca-Ti ore type ferroelectric general formula is ABO 3, wherein the A element is generally Mg, Ca, Sr, Ba, Pb, Bi or La etc., and the B element is generally Ti, Zr, Fe, Ru or Ni etc.Laminated perovskite type ferroelectric body is the composite oxides that Bi layer and perovskite-like layer alternately form, and its general formula is (Bi 2O 2) 2+(A M-1B mO 3m+1) 2-, wherein the A element is generally Bi, Ba, Sr, Ca, Pb, K or Na etc., and the B element is generally Ti, Nb, Ta, Mo, W or Fe etc.Lithium niobate type ferroelectric body mainly contains LiNbO 3And LiTaO 3Deng.The ferroelectric oxide material has high dielectric constant, can satisfy the requirement of device miniaturization to gate dielectric layer equivalent oxide layer thickness.Abundant physical characteristics such as that the ferroelectric oxide material also has is ferroelectric, piezoelectricity, pyroelectricity.With the gate dielectric layer formation MFSFET structure of ferroelectric oxide material as GaN base semiconductor MOSFET device, the turnover iron electric polarization of ferroelectric oxide material can exert an influence to the two-dimensional electron gas transport property of GaN base semiconductor heterostructure.Further; The interface charge that characteristics such as the piezoelectricity of ferroelectric oxide material, pyroelectricity are produced in the MFSFET structure possibly change the two-dimensional electron gas of GaN base semiconductor heterostructure through the transfer function at interface, makes it to change with applied stress, the isoparametric variation of temperature.These coupling effects can be used as devices such as preparation voltage sensitive sensor, temperature sensor, also possibly strengthen the performance of GaN base semiconductor heterostructure.Therefore, adopt the ferroelectric oxide material to have broad application prospects in field of electronic devices as the gate dielectric layer of GaN base semiconductor MOSFET device.
Adopt the ferroelectric oxide material need carry out micrographicsization to the ferroelectric oxide film as the gate dielectric layer of GaN base semiconductor MOSFET device.The micrographicsization of ferroelectric oxide film generally adopts the method for dry etching.But with these ferroelectric oxide materials and GaN base semiconductor heterostructure integrated after; When adopting dry etching that the ferroelectric oxide material is carried out micrographics; Be difficult to grasp suitable etching condition, easily GaN base semiconductor heterostructure caused damage, thereby reduce the performance of device.Therefore, seek a kind of method of suitable making metal/ferroelectric oxide/GaN base semiconductor HFET grid structure, have crucial meaning for the practical application of device.
Summary of the invention
Technical problem to be solved by this invention is, the method for a kind of making metal/ferroelectric oxide/GaN base semiconductor hetero junction field effect pipe grid structure is provided, and wherein the grid structure comprises ferroelectric oxide thin layer and metal level.
The technical scheme that the present invention solve the technical problem employing is that the preparation method of heterogeneous semiconductor junction field effect transistor grid structure comprises the steps:
(1) applies positive photoresist having made on the GaN base semiconductor heterostructure of source electrode and drain electrode;
(2) through exposure and developing process photoresist carry out micrographicsization, stay suitable zone and make the MgO mask;
(3) deposition MgO film;
(4) stripping photoresist, the MgO film on the stripping photoresist stays and directly is deposited on on-chip MgO film as mask simultaneously;
(5) deposit ferroelectric oxide thin layer and metal level successively;
(6) peel off the MgO mask, peel off ferroelectric oxide thin layer and metal level on the MgO mask simultaneously, stay and directly be deposited on on-chip ferroelectric oxide thin layer and metal level grid structure as the heterojunction semiconductor field effect transistor.
Further, the positive photoresist thickness that applies in the step (1) is 2~3 μ m.Adopt the method for evaporation, sputter or pulsed laser deposition to deposit the MgO film at ambient temperature in the step (3), keep growth room's vacuum degree to remain 1 * 10 in the deposition process -3~1 * 10 -4Pa, the MgO film thickness of deposition is at 500~800nm.
In the step (5), said ferroelectric oxide is Ca-Ti ore type ferroelectric, laminated perovskite type ferroelectric body or lithium niobate type ferroelectric body.
More specifically, in the step (5), said ferroelectric oxide is the Ca-Ti ore type ferroelectric, and its general formula is ABO 3, wherein A representes Mg, Ca, Sr, Ba, Pb, Bi or La, B representes Ti, Zr, Fe, Ru or Ni;
Calculate with A element, B element and oxygen element mol ratio, stoicheiometry satisfies (A 1+ A 2+ ... + A n): (B 1+ B 2+ ... + B n): O=1: 1: 3,
A wherein 1, A 2, A nDifferent element in the element of expression A representative,
B 1, B 2, B nDifferent element in the element of expression B representative.
Perhaps, in the step (5), said ferroelectric oxide is a laminated perovskite type ferroelectric body, and general formula is (Bi 2O 2) 2+(Q M-1R mO 3m+1) 2-, wherein the Q element is Bi, Ba, Sr, Ca, Pb, K or Na, the R element is Ti, Nb, Ta, Mo, W or Fe.[wherein m is the ligancy greater than 1, keeps the chemical valence of ionic group to be-divalent]
Perhaps, in the step (5), said ferroelectric oxide is a lithium niobate type ferroelectric body, comprises LiNbO 3Or LiTaO 3
Metal level in the step (5) is Ni, Au or Pt.
The invention has the beneficial effects as follows: the present invention uses the grid structure of MgO as mask fabrication metal/ferroelectric oxide/GaN base semiconductor hetero junction field effect pipe first, does not appear in the newspapers as yet both at home and abroad.Because the general method of dry etching that adopts carry out micrographicsization to the ferroelectric oxide material, when making metal/ferroelectric oxide/GaN base semiconductor hetero junction field effect pipe, easily GaN base semiconductor heterostructure is caused damage, thereby destroy the performance of device.And adopt method of the present invention; Utilize MgO to make the grid structure of metal/ferroelectric oxide/GaN base semiconductor hetero junction field effect pipe as mask; The preparation method is simple, and less to the damage of GaN base semiconductor heterostructure, can not cause too much influence to the performance of device.
The present invention is further illustrated below in conjunction with accompanying drawing and embodiment.
Description of drawings:
Fig. 1 is the device sketch map of metal/ferroelectric oxide/GaN base semiconductor hetero junction field effect pipe.
Fig. 2 is for using the process chart of MgO as mask fabrication metal/ferroelectric oxide/GaN base semiconductor hetero junction field effect pipe grid structure.
Fig. 3 is the metal/LiNbO that makes according to the present invention 3The device sketch map of/GaN base semiconductor hetero junction field effect pipe.
Fig. 4 (a) and Fig. 4 (b) are respectively metal/LiNbO 3The output characteristic curve and the transfer characteristic curve of/GaN base semiconductor hetero junction field effect tube device.
Embodiment
Fig. 1 is the device sketch map of the metal/ferroelectric oxide/GaN base semiconductor hetero junction field effect pipe of making according to the present invention.With regard to Fig. 1, the metal/ferroelectric oxide of this execution mode/GaN base semiconductor hetero junction field effect pipe has with the lower part altogether:
(1) Al 2O 3Or SiC substrate 10;
(2) ground floor is that energy gap is a GaN base semiconductor film 11;
(3) the AlGaN base semiconductor film 12 of the more large band gap of on above-mentioned ground floor GaN base semiconductor film, growing;
(4) the source electrode 13 and the drain electrode 14 that on above-mentioned second layer GaN base semiconductor film, form;
(5) in the grid structure that forms between source electrode and the gate electrode on the above-mentioned second layer GaN base semiconductor film, the grid structure comprises ferroelectric oxide layer 15 and grid metal level 16.
Say that further substrate is Al 2O 3Or AlGaN/GaN epitaxial wafer on the SiC substrate, form two-dimensional electron gas at AlGaN and GaN.Source electrode and drain electrode and GaN base semiconductor heterostructure form ohmic contact.Ferroelectric oxide can be Ca-Ti ore type ferroelectric, laminated perovskite type ferroelectric body and lithium niobate type ferroelectric body.
Ca-Ti ore type ferroelectric general formula is ABO 3, wherein the A element is represented Mg, Ca, Sr, Ba, Pb, Bi or La etc., and the B element is represented Ti, Zr, Fe, Ru or Ni etc.Calculate with A element, B element and oxygen element mol ratio, stoicheiometry satisfies (A 1+ A 2+ ... + An): (B 1+ B 2+ ... + Bn): O=1: 1: 3.
If adopt laminated perovskite type ferroelectric body (composite oxides that Bi layer and perovskite-like layer alternately form), its general formula is (Bi 2O 2) 2+(Q M-1R mO 3m+1) 2-, wherein the Q element is represented Bi, Ba, Sr, Ca, Pb, K or Na etc., and the R element is represented Ti, Nb, Ta, Mo, W or Fe etc.
Also can adopt lithium niobate type ferroelectric body, mainly comprise LiNbO 3And LiTaO 3Deng.
Aforementioned A 1, A 2, A nDifferent element in the element of expression A representative,
B 1, B 2, B nDifferent element in the element of expression B representative.For example, B 1, B 2, B 3, B 4Represent Ti, Zr, Fe, Ru respectively, with B 1, B 2... B nForm represent the element that each are different.A 1, A 2... A nForm as the same.
Fig. 2 is for adopting the process chart of MgO as mask fabrication metal/ferroelectric oxide/GaN base semiconductor hetero junction field effect pipe grid structure.Substrate 20 comprises that the required substrate of growing GaN base semiconductor film is (like Si, Al 2O 3, substrate such as SiC, GaN or AlN), parts such as ground floor GaN base semiconductor film and second layer GaN base semiconductor film.
As embodiment 1, the detailed process of whole process flow is following:
(a) on substrate 20, apply positive photoresist 21, the thickness of photoresist is about 2-3 μ m.Substrate to having applied photoresist carries out soft baking, to remove the solvent in the photoresist.Typical soft baking condition be on hot plate 90 ℃ to 100 ℃ the baking 30 seconds.Soft baking is lowered the temperature to substrate on cold drawing after accomplishing.
(b) photoresist is made public and develop.Mask is aimed at the on-chip tram that has applied photoresist, with the exposure of mask and substrate, thereby with the figure transfer on the mask to the substrate that has applied photoresist.Can adopt ultraviolet photoetching technology or electron beam lithography that photoresist is made public.The exposure back adopts developer that substrate is carried out development operation, in the photoresist of substrate surface, produces figure.Substrate surface leaves the zone of photoresist then for making afterwards the zone of grid structure, i.e. photoresist 21A.Develop after the completion, substrate is dried with deionized water (DI) flushing back, and on hot plate, carry out post bake and cure.The typical post bake condition of curing is 100 ℃ to 120 ℃ baking 60s on the hot plate.After curing completion, on cold drawing, substrate is lowered the temperature.
(c) deposition MgO film 22 and 22A on substrate.MgO can adopt evaporation (Evaporation), and (Pulsed Laser Deposition, PLD), sputter method for manufacturing thin film such as (Sputtering) deposits pulsed laser deposition at ambient temperature.Keep growth room's vacuum degree to remain 1 * 10 in the deposition process -3Pa.The MgO thickness of deposition is at 800nm.
(d) adopt the liquid that removes photoresist that photoresist 21A is removed photoresist.When peeling off photoresist 21A, the MgO film 22 on the photoresist also can be stripped from, thereby realizes the micrographicsization to the MgO film.After promptly can be used as, makes the MgO film 22A that substrate surface stays the mask of metal/ferroelectric oxide/GaN base semiconductor hetero junction field effect pipe grid structure.The liquid that removes photoresist that uses must satisfy not the condition that can impact the MgO film.For positive photoresist,, can use reagent such as acetone and N-methyl pyrrolidone to remove, and can not influence the MgO film like AZ6112 etc.
(e) on substrate, deposit ferroelectric oxide thin layer 23 and 23A and metal level 24 and 24A successively.The deposition of ferroelectric oxide thin layer can adopt conventional sull preparation method to prepare.Metal level adopts the method for electron beam evaporation to prepare.
(f) remove MgO film 22A.Use suitable solution removal MgO film 22A; The ferroelectric oxide thin layer 23 that will be deposited on simultaneously on the film is peeled off with metal level 24, thus the grid structure that ferroelectric oxide thin layer 23A that stays at substrate surface and metal level 24A are metal/ferroelectric oxide/GaN base semiconductor hetero junction field effect pipe.Wherein metal level 24A is the grid metal level.The solution of removing MgO must satisfy not the condition that can impact ferroelectric oxide thin layer and metal level.Adopt oxalic acid, acetate or concentrated ammonia liquor etc. to remove to the MgO film.This several solns generally can not impact the ferroelectric oxide film.The grid metal of metal/ferroelectric oxide/GaN base semiconductor hetero junction field effect pipe adopts corrosion resistant metal materials such as Ni, Au and Pt usually, and oxalic acid, acetate or concentrated ammonia liquor are limited to these corrosion of metal effects, therefore also can not cause too much influence.
As another embodiment, be that with the difference of embodiment 1 in step (c), vacuum degree is 1 * 10 -4Pa.The MgO thickness of deposition is about 500nm.
Fig. 3 is the metal/LiNbO that makes according to the present invention 3The device sketch map of/GaN base semiconductor hetero junction field effect pipe.With regard to Fig. 3, the metal/LiNbO of this execution mode 3/ GaN base semiconductor hetero junction field effect pipe has with the lower part altogether:
(1) Al 2O 3Substrate 10;
(2) at Al 2O 3The thickness of growing on the substrate is the GaN layer of 2 μ m.The lattice constant a of GaN 1=0.3189nm, energy gap Eg 1=3.42eV.
(3) thickness of on above-mentioned GaN layer, growing is the Al of 20nm 0.3Ga 0.7The N layer.Al 0.3Ga 0.7The lattice constant a of N 2=0.3166nm, energy gap Eg 2=4.02eV.Al 0.3Ga 0.7N layer and GaN form Al 0.3Ga 0.7N/GaN heterojunction and at the spontaneous generation two-dimensional electron gas in GaN layer limit at the interface.
(4) at above-mentioned Al 0.3Ga 0.7The source electrode 13 and the drain electrode 14 that form on the N layer; Typical A l 0.3Ga 0.7The source electrode for preparing on the N/GaN heterojunction and very Ti (20nm)/Al (50nm)/Ti (the 20nm)/Au (200nm) that leaks electricity, and at 800 ℃, short annealing is 60 seconds under the blanket of nitrogen, to realize source electrode and drain electrode and Al 0.3Ga 0.7Form ohmic contact between the N/GaN heterojunction.
(5) at above-mentioned Al 0.3Ga 0.7The grid structure that forms between source electrode and the gate electrode on the N layer, the grid structure comprises LiNbO 3Layer 15 and grid metal level 16.LiNbO 3The preparation of employing pulsed laser deposition.Preparation condition is 600 ℃ of growth temperatures, oxygen atmosphere 20Pa.Film thickness 300nm.The grid metal level is Ni (20nm)/Au (200nm), adopts the electron-beam vapor deposition method preparation.
Fig. 4 (a) is the metal/LiNbO of above-mentioned preparation 3The output characteristic curve of/GaN base semiconductor hetero junction field effect tube device.Fig. 4 (b) is the metal/LiNbO of above-mentioned preparation 3The transfer characteristic curve of/GaN base semiconductor hetero junction field effect tube device.The result shows: the device through the preparation of MgO mask method has good field effect characteristic.
Therefore ferroelectric oxide depositing of thin film temperature can not adopt photoresist as the mask that film is carried out micrographicsization generally all at 400-800 ℃.MgO is a kind of inorganic compound, and its fusing point is 2852 ℃, usually can not flow under the ferroelectric oxide depositing of thin film temperature, phenomenons such as distortion, decomposition.And MgO can be at an easy rate by oxalic acid, acetate (CHCOOH) or concentrated ammonia liquor (NH as a kind of pair of property oxide 4Cl) corrode and peel off.Therefore MgO is suitable as the mask that ferroelectric thin film is carried out micrographicsization.The present invention proposes to adopt MgO as mask thus, makes the preparation method of metal/ferroelectric oxide/GaN base semiconductor hetero junction field effect pipe grid structure, and this is inventive point of the present invention place.

Claims (8)

1. the preparation method of heterogeneous semiconductor junction field effect transistor grid structure is characterized in that, comprises the steps:
(1) applies positive photoresist having made on the GaN base semiconductor heterostructure of source electrode and drain electrode;
(2) through exposure and developing process photoresist carry out micrographicsization, stay suitable zone and make the MgO mask;
(3) deposition MgO film;
(4) stripping photoresist, the MgO film on the stripping photoresist stays and directly is deposited on on-chip MgO film as mask simultaneously;
(5) deposit ferroelectric oxide thin layer and metal level successively;
(6) peel off the MgO mask, peel off ferroelectric oxide thin layer and metal level on the MgO mask simultaneously, stay and directly be deposited on on-chip ferroelectric oxide thin layer and metal level grid structure as the heterojunction semiconductor field effect transistor.
2. the preparation method of heterogeneous semiconductor junction field effect transistor grid structure as claimed in claim 1 is characterized in that, the positive photoresist thickness that applies in the step (1) is 2~3 μ m.
3. the preparation method of heterogeneous semiconductor junction field effect transistor grid structure as claimed in claim 1; It is characterized in that; Adopt the method for evaporation, sputter or pulsed laser deposition to deposit the MgO film at ambient temperature in the step (3), keep growth room's vacuum degree to remain 1 * 10 in the deposition process -3~1 * 10 -4Pa, the MgO film thickness of deposition is at 500~800nm.
4. the preparation method of heterogeneous semiconductor junction field effect transistor grid structure as claimed in claim 1 is characterized in that, in the step (5), said ferroelectric oxide is Ca-Ti ore type ferroelectric, laminated perovskite type ferroelectric body or lithium niobate type ferroelectric body.
5. the preparation method of heterogeneous semiconductor junction field effect transistor grid structure as claimed in claim 1 is characterized in that, in the step (5), said ferroelectric oxide is the Ca-Ti ore type ferroelectric, and its general formula is ABO 3, wherein A representes Mg, Ca, Sr, Ba, Pb, Bi or La, B representes Ti, Zr, Fe, Ru or Ni;
Calculate with A element, B element and oxygen element mol ratio, stoicheiometry satisfies (A 1+ A 2+ ... + A n): (B 1+ B 2+ ... + B n): O=1: 1: 3,
A wherein 1, A 2, A nDifferent element in the element of expression A representative,
B 1, B 2, B nDifferent element in the element of expression B representative.
6. the preparation method of heterogeneous semiconductor junction field effect transistor grid structure as claimed in claim 1 is characterized in that, in the step (5), said ferroelectric oxide is a laminated perovskite type ferroelectric body, and general formula is (Bi 2O 2) 2+(Q M-1R mO 3m+1) 2-, wherein the Q element is Bi, Ba, Sr, Ca, Pb, K or Na, the R element is Ti, Nb, Ta, Mo, W or Fe; Wherein m is the ligancy greater than 1, keeps the chemical valence of ionic group to be-divalent.
7. the preparation method of heterogeneous semiconductor junction field effect transistor grid structure as claimed in claim 1 is characterized in that, in the step (5), said ferroelectric oxide is a lithium niobate type ferroelectric body, comprises LiNbO 3Or LiTaO 3
8. the preparation method of heterogeneous semiconductor junction field effect transistor grid structure as claimed in claim 1 is characterized in that the metal level in the step (5) is Ni, Au or Pt.
CN 201110266824 2011-09-09 2011-09-09 Method for preparing gate structure of semiconductor heterojunction field effect transistor Expired - Fee Related CN102306626B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN 201110266824 CN102306626B (en) 2011-09-09 2011-09-09 Method for preparing gate structure of semiconductor heterojunction field effect transistor

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN 201110266824 CN102306626B (en) 2011-09-09 2011-09-09 Method for preparing gate structure of semiconductor heterojunction field effect transistor

Publications (2)

Publication Number Publication Date
CN102306626A true CN102306626A (en) 2012-01-04
CN102306626B CN102306626B (en) 2013-06-12

Family

ID=45380466

Family Applications (1)

Application Number Title Priority Date Filing Date
CN 201110266824 Expired - Fee Related CN102306626B (en) 2011-09-09 2011-09-09 Method for preparing gate structure of semiconductor heterojunction field effect transistor

Country Status (1)

Country Link
CN (1) CN102306626B (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104217927A (en) * 2014-09-29 2014-12-17 圆融光电科技有限公司 Graphical method of multi-layer insulating film and multi-layer insulating film of chip
CN104409463A (en) * 2014-11-09 2015-03-11 北京工业大学 Optical detector for modulating channel current based on HEMT (High Electron Mobility Transistor) structure

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH01166556A (en) * 1987-12-23 1989-06-30 Hitachi Ltd N-type gaas ohmic electrode and formation thereof
JPH06267887A (en) * 1993-03-12 1994-09-22 Sony Corp Ohmic electrode and its formation
CN1165583A (en) * 1995-08-24 1997-11-19 索尼株式会社 Laminate for forming ohmic electrode and ohmic electrode
CN101330010A (en) * 2007-06-20 2008-12-24 中国科学院微电子研究所 Method for preparing T type HBT emitter electrode/HEMT gate
CN101916719A (en) * 2010-07-17 2010-12-15 厦门大学 Method for adjusting Schottky contact barrier height of metal and N-type germanium

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH01166556A (en) * 1987-12-23 1989-06-30 Hitachi Ltd N-type gaas ohmic electrode and formation thereof
JPH06267887A (en) * 1993-03-12 1994-09-22 Sony Corp Ohmic electrode and its formation
CN1165583A (en) * 1995-08-24 1997-11-19 索尼株式会社 Laminate for forming ohmic electrode and ohmic electrode
CN101330010A (en) * 2007-06-20 2008-12-24 中国科学院微电子研究所 Method for preparing T type HBT emitter electrode/HEMT gate
CN101916719A (en) * 2010-07-17 2010-12-15 厦门大学 Method for adjusting Schottky contact barrier height of metal and N-type germanium

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104217927A (en) * 2014-09-29 2014-12-17 圆融光电科技有限公司 Graphical method of multi-layer insulating film and multi-layer insulating film of chip
CN104409463A (en) * 2014-11-09 2015-03-11 北京工业大学 Optical detector for modulating channel current based on HEMT (High Electron Mobility Transistor) structure

Also Published As

Publication number Publication date
CN102306626B (en) 2013-06-12

Similar Documents

Publication Publication Date Title
WO2020221222A1 (en) High-threshold-voltage normally-off high-electron-mobility transistor and preparation method therefor
CN106373884B (en) Method for manufacturing composite gate dielectric GaN-based insulated gate high electron mobility transistor
JP2016139781A (en) Enhancement high electron mobility transistor and method of manufacturing the same
CN106229345A (en) Laminated gate medium GaN base insulated gate HEMT and manufacture method
CN107393959A (en) GaN hyperfrequencies device and preparation method based on sag
CN110112215A (en) Have both the normally-off power device and preparation method thereof of gate-dielectric and etching barrier layer functional structure
CN105244377A (en) Silicon substrate based HEMT device and manufacturing method thereof
CN107248528A (en) Low frequency loss GaN base microwave power device and preparation method thereof
CN109873034A (en) Normally-off HEMT power device of deposit polycrystalline AlN and preparation method thereof
WO2021217875A1 (en) Gan/two-dimensional ain heterojunction rectifier on silicon substrate and preparation method therefor
CN106449737B (en) Low contact resistance type GaN base device and preparation method thereof
CN102306626B (en) Method for preparing gate structure of semiconductor heterojunction field effect transistor
CN109690786B (en) Heterojunction tunneling field effect transistor and preparation method thereof
CN109728087A (en) Low ohm contact GaN base high electron mobility transistor preparation method based on nanosphere mask
CN111223777A (en) GaN-based HEMT device and manufacturing method thereof
WO2019218907A1 (en) Two-dimensional material transistor for regulating back gate on the basis of two-dimensional electron gas, manufacturing method, and application
CN102820322B (en) GaN-based enhancement device containing ferroelectric layer and preparation method
CN113555430B (en) HEMT device for realizing multi-threshold modulation technology through gradient gate and preparation method thereof
CN104167362A (en) Preparation method for groove gate gallium-nitride-based enhanced device of gallium nitride cap layer mask
CN113594037A (en) GaN MISHEMT device and manufacturing method thereof
CN112018177B (en) Full-vertical Si-based GaN UMOSFET power device and preparation method thereof
CN113257901A (en) Radio frequency HEMT device with grid air cavity structure and preparation method thereof
CN109904227B (en) Diamond-based field effect transistor with low-work-function conductive grid and preparation method thereof
CN109950304B (en) Complex oxide field effect transistor based on calcium hafnate material
CN107369708B (en) Gallium nitride high electron mobility transistor and preparation and use methods thereof

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20130612

Termination date: 20140909

EXPY Termination of patent right or utility model