CN102207916A - Instruction prefetch-based multi-core shared memory control equipment - Google Patents
Instruction prefetch-based multi-core shared memory control equipment Download PDFInfo
- Publication number
- CN102207916A CN102207916A CN2011101417969A CN201110141796A CN102207916A CN 102207916 A CN102207916 A CN 102207916A CN 2011101417969 A CN2011101417969 A CN 2011101417969A CN 201110141796 A CN201110141796 A CN 201110141796A CN 102207916 A CN102207916 A CN 102207916A
- Authority
- CN
- China
- Prior art keywords
- data
- instruction
- address
- write
- processor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Landscapes
- Memory System Of A Hierarchy Structure (AREA)
Abstract
The invention discloses an instruction prefetch-based multi-core shared memory control equipment. The memory control equipment comprises an access instruction buffer module, an instruction resolving and address decoding module, a data read-write control module, a memory control module and a memory interface module. The data read-write control module controls the transmission of data between a memory and an on-chip multi-core processor. The memory control module generates an instruction prefetch marking signal and fetches a next access instruction from the access instruction buffer module in advance, the next access instruction is pre-decoded through the instruction resolving and address decoding module, and the memory control module dynamically selects a page opening or page closing strategy of the memory according to the control information of the prefetch instruction. The memory control equipment can reduce the delay caused by the access of the processor, improve the transmission efficiency of the data and meet the requirement for high-performance storage bus throughput required when the processors work in parallel.
Description
Technical field
The present invention relates to a kind of data storage control system, specifically, relate to a kind of multinuclear shared storage opertaing device based on instruction prefetch.
Background technology
Since the eighties in last century, performance of processors promotes with per speed of doubling in 18 months according to Moore's Law always, and memory access latency only can improve 10% in average per 12 months.Processor and memory performance gap are that the problem of " storer wall " is increasing, have become the problem that parallel real-time multiple core processing system is mainly considered.
At present, dynamic RAM (DRAM) has been widely used in field of data storage.General use DRAM opertaing device is controlled the read-write to DRAM.The read of DRAM opertaing device receiving processor, the operation by command analysis control DRAM writes data DRAM or imports the DRAM data into processor.Shown in Figure 1 is the block diagram that traditional multinuclear is shared DRAM opertaing device 120.As shown in Figure 1, the DRAM opertaing device comprises data FIFO 100, is used for the writing data or return to the data of processor of temporary processor; Control module 102, according to the type of the access instruction of processor, the redirect of control internal state and the data transmission of data path, and the storer control signal sent to I/O interface module 108; Data path 104 is used for the transmission of control data, and data to be written are transferred to I/O interface module 108 from data FIFO, perhaps will write data FIFO 100 from the data that I/O reads; I/O interface module 108 is accepted from the control signal of control module 102 and the data-signal of data path, and finishes with the order of storer and the transmission of data according to the sequential standard of storer.DRAM storer 110 is made up of row, column as a storage array, to the industrial standard of DRAM storer 110 action needs according to strictness.At first need by row gating designated store block address (Bank ADDR) and row address (Row ADDR), specify columns address (Column ADDR) after space postpones (tRCD) then, really choose a certain address of storer this moment, appear on the memory bus through read latency (tCL) data.If to this address read write operation intact after promptly to the current gating line precharge of advancing, be called a page shutdown strategy (Close Page), if not precharge current line is called page or leaf and opens strategy (Open Page).At present the DRAM opertaing device generally adopts static control strategy, is meant promptly that after the DRAM read-write operation is finished according to the control strategy of static state single selection closes or continue to open certain delegation of current operation.Static control strategy is closely related with the mode of DRAM addressing.Such as the DRAM opertaing device adopts page or leaf to open the control strategy of the static state of (Open Page), and promptly each read-write operation is intact can precharge, and current action row is in open mode.The static policies that page or leaf is opened is very suitable for the application scenario that the DRAM storage has data dependence.But if the operation of the next one of DRAM addressing is other row of the same storage block of visit (Bank), will cause the page or leaf conflict (PageConfict) of visit, need close current action row earlier, and then the row address of sending out new, column address, same reason, the DRAM opertaing device also can adopt a page or leaf static control strategy of cutting out, and promptly each read-write operation is intact all can to carry out precharge operation and close current line.The static policies that page or leaf is closed is applicable to the DRAM addressing application scenario that data dependence is poor.If but read-write operation is that identical row to identical storage block (Bank) carries out, and is called page or leaf this moment and hits (Page Fast Hit) fast next time.At this moment because the static policies that adopts page or leaf to close needs to reappear and sends row address, column address.There is confidential relation the static control strategy and the application scenario of DRAM memory data access, but may exist static control strategy to conflict with the DRAM addressing, thereby increase the delay of processor memory access.In order to reduce the time of visit dram chip, some DRAM opertaing devices adopt forecasting techniques to adjust strategy dynamically, but this can increase the complexity of DRAM opertaing device again, and predict the incorrect time that also can increase memory access, reduce DRAM bus throughput.
The DRAM opertaing device that the tradition multinuclear is shared is connected with chip multi-core processor by interconnection structure on the sheet, such as AMBA bus interconnect architecture.A parallel real time processing system, generally adopt the data transfer mode of separate bus.Traditional AMBA bus is divided into 2 subcycles with a bus transfer cycle: address cycle and cycle data.When certain processor on the sheet need carry out read access to the DRAM opertaing device of slave unit, at first send request signal to bus arbiter unit, by the time after the bus arbitration mandate, processor is obtained the access right of DRAM opertaing device, enter address cycle, and control signal, DRAM address sent to the DRAM opertaing device by bus, when the DRAM opertaing device thinks that this action need postpones for a long time, then to bus arbitration application separated transmission, above-mentioned processor is abdicated the bus right to use, and then other processors can obtain the right to use of bus.When the DRAM opertaing device when addressing and readout are ready to data that processor needs, to the request for arbitration data transmission, after above-mentioned host device processor obtains the bus right to use, again initiate bus transfer, by new address cycle and cycle data, processor is fetched the data of reading from DRAM from data bus.The bus transfer of separating can authorize other main equipments to occupy the request of bus when slave unit needs long-time operation.Compare traditional bus transfer, the separate bus transmission can make the bus right to use switch fast between different main equipments, thereby can reduce the delay of bus.But the separated transmission process complexity of traditional shared bus and life period loss, slave unit needs to transmit to the bus arbitration request for data again, after needing then to wait until that main equipment obtains the bus right to use, just can finish a data transfer by the new bus transfer cycle always.This can increase the delay of host device processor access slave DRAM storer, reduces data throughput, the performance of restriction parallel processing.
Traditional multinuclear is shared memory control apparatus and is connected with chip multi-core processor by shared bus, though adopt the separate bus data transmission mechanism, and inner static policies or the performance prediction technology of adopting, but all there is the big shortcoming of delay of the low and memory access of data throughput, therefore in the parallel multinuclear shared system of handling in real time, needs a kind of novel DRAM opertaing device to address these problems.
Summary of the invention
In order to overcome the above-mentioned defective of prior art, the invention provides a kind of multinuclear shared storage opertaing device based on instruction prefetch.This Memory Controller has and the on all four interface specification of dynamic RAM, the interface and the transmission specification of compatible synchronous DRAM (SDRAM), double-speed synchronous DRAM (DDR), second generation Double Data Rate synchronous DRAM (DDR2), third generation Double Data Rate synchronous DRAM (DDR3) universal memory device.
Purpose of the present invention is achieved through the following technical solutions:
A kind of multinuclear shared storage opertaing device based on instruction prefetch, comprising: access instruction buffer queue module, instruction parsing and address decoding module, data read-write control module, memory control module, memory interface module.Store interface module is used for and the external memory bus interaction data, is connected with the memory control module of opertaing device inside simultaneously.
The access instruction buffer module is used to deposit the access instruction that chip multi-core processor sends, and described instruction comprises command type, address information and control information corresponding;
Instruction is resolved and the address decoding module, be used for access instruction is carried out command analysis and address decoding, and command type, storage address and the data transmission number that decoding obtains be input to storage control module, other control informations that to instruct simultaneously comprise that the inner read-write register of processor ID number, processor address is delivered to the data read-write control module;
Storage control module, according to instruction is resolved and the decoding of address decoding module obtains command type, storage address and data transmission number, control store interface module and data read-write control module are finished the correct transmission of data between storer and processor;
The data read-write control module, reception is resolved and the control signal of address decoding module and the data of reading from storer from storage control module, instruction, initiatively initiate writing or read operation of data, control data transmits between storer and chip multi-core processor;
Store interface module is used for the standard time sequence according to storer, and control data is perhaps correctly read data from storer from the correct write store of storage control module, and writes storage control module.
Described opertaing device, wherein, described access instruction buffer module can be taken out next bar instruction in advance under the effect of instruction prefetch marking signal, and pre-decode is carried out in described next bar instruction input instruction parsing and address decoding module.
Described opertaing device, wherein, described storage control module comprises:
The read-write steering logic: responsible control information register upgrades and steering order is looked ahead, and marking signal sends, and opens still page or leaf shutdown strategy according to the information Dynamic Selection storage page of flag register;
Control information register: be used to preserve the control information of present instruction, comprise command type, storage address and data transmission number;
Address comparator: described address comparator is responsible for the address of the storer that the comparison present instruction carries out and the relation of next bar instruction memory address of looking ahead, and the control information that produces the tag addresses relation;
Described flag register is then stored the storage address of current execution command according to above-mentioned control information and the concrete numerical value of next bar instruction memory address relation of looking ahead.
Described opertaing device, wherein, described instruction prefetch may further comprise the steps:
Step 500: under the effect of instruction prefetch marking signal,, and, then jump to step 502 through instructing parsing and address decoding module to carry out pre-decode in advance from access instruction buffer module prefetched instruction;
Step 502: memory address information and the present instruction storage address of prefetched instruction being deciphered the back gained compare, and then jump to step;
Step 504: judge that the prefetched instruction and the storage address of present instruction sensing are the same delegation of identical Bank; If, then jump to step 506, if not, then jump to step 508;
Step 506: the value of putting low two of flag register is 0x1, and high two value of flag register 406 remains unchanged.Then jump to step 514;
Step 508: judge that the storage address that prefetched instruction and present instruction are pointed to is different Bank address, if then jump to step 510, if not then jumping to step 512;
Step 510: the value of putting low two of flag register is 0x2, and the MBA memory block address BankADDR of present instruction 412 is write the high two of flag register, then jumps to step 512;
Step 512: put low two zero clearings of flag register, the value that flag register is high two remains unchanged, and then jumps to step 514;
Step 514: the state redirect that the read-write steering logic is come control store opertaing device inside according to low two place values of flag register, and when prefetched instruction 410 begins to be stored the opertaing device execution, upgrade control information register 402 with the control information of prefetched instruction 410.
Described opertaing device, wherein, described data read-write control module comprises:
Internal bus interface: be used to accept from storage control module and instruction is resolved and the address decoding module passes over data and control information, comprise processor ID number, given processor internal register addresses and data bus request;
The address date register of reading and writing data bus: be used to preserve current access instruction data, data bus request and internal processor register address;
Processor ID register: be used for keeping current access instruction processor ID number.
Described opertaing device, wherein, described data read-write control module controls data are transmitted between storer and chip multi-core processor and be may further comprise the steps:
Step 1: according to the data path of processor ID gating alignment processing device;
Step 2: when the memory write data, on the data path of gating, send data bus write request and internal processor register address for polycaryon processor; Will be from memory read data the time, on the data path of gating, send data, data bus read request and internal processor register address for polycaryon processor;
Step 3: processor response data read-write bus request signal, data write bus is read and put into to data from the register of processor inside, perhaps the data with the data read bus write internal processor register;
Step 4: the read-write control module is accepted the data from data write bus, perhaps after the data of data read bus write internal processor register, notifies above-mentioned processor data " DSR ".
Described opertaing device, wherein, described storer is SDRAM or DDR.
Embodiments of the invention have following beneficial effect, pass through such scheme, storage control module is opened still page or leaf shutdown strategy by instruction prefetch Dynamic Selection page or leaf, the time loss of minimizing because of using static policies or performance prediction technology to be brought improves the parallel performance of handling multiple nucleus system in real time.On the other hand, the data read-write control module can be initiated the operation of reading and writing data bus, adopts more simple directly mode to communicate with chip multi-core processor, reduces the delay of data bus on the sheet, improves the data bus handling capacity.So the dram controller of embodiments of the invention can reduce the delay that the processor memory access brings, and improve the transfer efficiency of data, required high-performance memory bus throughput requirement in the time of can adapting to the processor concurrent working more.
Description of drawings
In conjunction with the drawings embodiments of the invention are described in detail, above-mentioned purpose, feature, advantage with other of the present invention will become apparent, wherein:
Fig. 1 is the synoptic diagram that traditional multinuclear is shared memory control apparatus;
Fig. 2 is based on the synoptic diagram of the multinuclear shared storage opertaing device of instruction prefetch;
Fig. 3 is based on the synoptic diagram of the chip multi-core system interconnection of reading and writing data bus;
Fig. 4 is the DRAM memory control apparatus instruction prefetch structural drawing of the embodiment of the invention;
Fig. 5 is the DRAM memory control apparatus instruction prefetch realization flow figure of the embodiment of the invention;
Fig. 6 is the DRAM memory control apparatus read-write state redirect process flow diagram of the embodiment of the invention;
Fig. 7 a is that the DRAM memory control apparatus of the embodiment of the invention is compared the sequential chart that adopts page or leaf shutdown strategy tradition DRAM memory controller to reduce access delay;
Fig. 7 b is that the DRAM memory control apparatus of the embodiment of the invention is compared the sequential chart that the traditional dram controller that does not adopt the Bank interleaving technique reduces access delay;
Fig. 7 c is that the DRAM memory control apparatus of the embodiment of the invention is compared the sequential chart that adopts page or leaf to open tactful traditional dram controller minimizing access delay;
Fig. 8 is the data read-write control modular structure figure of the DRAM memory control apparatus of the embodiment of the invention;
Fig. 9 is the data read bus operation-interface agreement process flow diagram of the DRAM memory control apparatus of the embodiment of the invention;
Figure 10 is the data write bus operation-interface agreement process flow diagram of the DRAM memory control apparatus of the embodiment of the invention;
Embodiment
Memory control apparatus according to the embodiment of the invention is described below with reference to accompanying drawings.In the accompanying drawings, identical reference number is represented components identical from start to finish.Be to be understood that: the embodiments described herein only is illustrative, and should not be interpreted as limiting the scope of the invention.
Embodiment 1
The multinuclear that is based on instruction prefetch is as shown in Figure 2 shared the synoptic diagram of memory control apparatus.In embodiments of the present invention, storage access command has used different bus structure to handle respectively with reading and writing data, and can realize the executed in parallel of memory access so to greatest extent.Command line 304 is unidirectional buss, only is responsible for transmitting the storer memory access instruction of sending from a plurality of processors.In embodiments of the present invention, the order format of access instruction comprises the data number that transmit the address of the instruction type, processor ID number of this instruction, the storer of being visited and internal processor register address and needs.
In order to improve the throughput performance of data, data bus has been divided into data read bus 302 and data write bus 300 in embodiments of the present invention, is used for finishing data reading operation and write operation respectively.Because what adopt is the multiprocessor shared structure, each processor also may have a plurality of hardware threads in some cases, therefore memory control apparatus inside should have access instruction buffer module 202, guarantees that the storage instruction that all processors send is cached in the formation.Command line 304 can carry out priority arbitration according to the different kinds of memory instruction, and the efficient that memory instructions is carried out reaches the highest.On two data buses, memory control apparatus is by data read-write control module 200, and the handled data of memory control apparatus that assurance is shared can be corresponding one by one with the processor or the processor thread of appointment.Data read-write control module 200 also is responsible for this storage operation of notification processor and is finished.Multiprocessor and the Memory Controller interconnection structure of sharing of having provided shown in Figure 3.Reading and writing data bus 302,300 is connected with the mode of command line 304 with CrossBar interconnect bus structure, and the transaction that can effectively reduce the on-chip interconnect bus postpones.After multiline procedure processor 306～310 sends memory reference instruction, can continue the function of other thread, data write or read operation is initiatively initiated by the data read-write control module in the memory control apparatus 200, needn't take the instruction execution cycle of processor 306～310.
Embodiment 2
The memory control apparatus instruction prefetch implementation of present embodiment as shown in Figure 4.Described implementation relates to storage control module 206, access instruction buffer module 202 and instruction and resolves and address decoding module 204.
Above-mentioned memory control structure and register definitions are used for realizing the prefetch operation of storer memory access instruction.The specific implementation flow process of the memory control apparatus instruction prefetch operation of the embodiment of the invention as shown in Figure 5.Comprise:
Step 500: under the effect of instruction prefetch marking signal 408, in advance from access instruction buffer module 202 prefetched instructions, and through instructing parsing and address decoding module 204 to carry out pre-decode.Then jump to step 502;
Step 502: memory address information and present instruction 412 storage addresss of prefetched instruction 410 being deciphered the back gained compare, and then jump to step 504;
Step 504: judge that the prefetched instruction 410 and the storage address of present instruction 412 sensings are the same delegation of identical Bank; If, then jump to step 506, if not, then jump to step 508;
Step 506: the value of putting low two of flag register 406 is 0x1, and high two value of flag register 406 remains unchanged.Then jump to step 514;
Step 508: judge that the storage address that prefetched instruction 410 and present instruction 412 are pointed to is different Bank address.If then jump to step 510, if not then jumping to step 512;
Step 510: the value of putting low two of flag register 406 is 0x2, and the MBA memory block address Bank ADDR of present instruction 412 is write the high two of flag register.Then jump to step 512;
Step 512: put flag register 406 low two zero clearings, flag register 406 high two values remain unchanged.Then jump to step 514;
Step 514: the read-write steering logic 400 that is positioned at storage control module 206 is hanged down the state redirect that two place values are come control store opertaing device inside according to flag register 406.And when prefetched instruction 410 begins to be stored the opertaing device execution, upgrade control information register 402 with the control information of prefetched instruction 410.In embodiments of the present invention, read-write steering logic 400 is sent the instruction prefetch marking signal at the logical state of the column selection of present instruction 412 operations, takes out next bar instruction from access instruction buffer module 202 in advance.Then jump to step 500, the flow process of beginning instruction prefetch next time.
As shown in Figure 6 be that read-write steering logic 400 is according to the process flow diagram of the content control memory read/write of flag register 406.Comprise:
Step 600: when instruction when not needing reference-to storage at present, read-write steering logic 400 does not send out effective order any, and storer enters idle condition.If have new access instruction to be performed, jump to step 602 so;
Step 602: the 400 distribution gating instructions of read-write steering logic, the memory row address of activation present instruction 412 correspondences.Then jump to step 604;
Step 604: read-write steering logic 400 jumps to step 606 through the delay of tRCD (see figure 7) row gatings, and during this period, the read-write steering logic does not send out effective order any;
Step 606: the logical instruction of 400 column selections of read-write steering logic, the memory column address of gating present instruction 412 correspondences.Then jump to step 608;
Step 608: the value that read-write steering logic 400 judgement symbol registers 406 hang down two is 0x2.If, then jump to step 610, if not, then jump to step 612;
Step 610: the value that read-write steering logic 400 is high two according to flag register 406, sending out the precharge instruction, to close the last time instruction manipulation capable.Then jump to step 612;
Step 612: read-write steering logic 400 sends instruction prefetch marking signal 408 when column selection is logical, and through after the tDELAY delay, the value of flag register 406 obtains upgrading, then jump procedure 614;
Step 614: read-write steering logic 400 judgement symbol registers 406 low two place values are 0x1, if jump to step 606, and the corresponding memory column address of bar instruction under the gating; If not, jump to step 616;
Step 616: read-write steering logic 400 judgement symbol registers 406 low two place values are 0x2, if jump to step 602, and the corresponding memory row address of bar instruction under the gating; If not, jump to step 618;
Step 618: 400 precharge command of read-write steering logic, close the present instruction action row, then jump to step 620;
Step 620: read-write steering logic 400 postpones through tRP, then jumps to step 602, the corresponding memory row address of bar instruction under the gating;
Memory control apparatus based on instruction prefetch can effectively reduce and hiding memory access delay, improves DRAM bus width utilization factor.As shown in Figure 6, read-write steering logic 400 jumps to different states, the read-write of control store according to the value of flag register 406.If low two value of flag register 406 is 0x1, illustrate that then next bar instruction is the same delegation that points to same memory bank Bank.After present instruction finished, read-write steering logic 400 did not enter precharge state, and the action row employing page or leaf of present instruction is opened strategy, and the memory access that reduces next read-write operation postpones.If the value that flag register 406 hangs down two is 0x2, the operation that next bar instruction then is described is to point to different memory bank Bank.At this moment will forward the staggered treatment step of Bank dynamically to, thereby hide the precharge delay of different B ank.Be present instruction when carrying out, next bar of read-write steering logic 400 gatings instructs pairing rank addresses, and during the transmission of present instruction end data, and then next bar instruction transmits data.High two bank-address that be responsible for to keep go up the bar instruction of flag register 406 in present instruction transmission data, are closed last the instruction manipulation line precharge of advancing.So last the capable employing page or leaf of instruction manipulation shutdown strategy is finished data read-write operation.If flag register 406 low two place values are 0x0, illustrate that then next bar instruction address is to point to the different rows of same memory bank Bank.After present instruction finished, read-write steering logic 400 entered pre-charge state, the strategy that memory control apparatus adopts page or leaf to close, and the present instruction action row is closed in present instruction.
If it is 0x1 that flag register 406 hangs down two, be that page or leaf fast hit (Page fast hit) to the read-write operation of DRAM storer next time so, the strategy that embodiment of the invention DRAM memory control apparatus adopts page or leaf to open, after the present instruction operation is finished, described action row is not carried out precharge close, and continue to open described action row.Compare with the traditional DRAM opertaing device that adopts the page or leaf shutdown strategy, can reduce memory access based on the memory control apparatus of instruction prefetch and postpone.What Fig. 7 a represented is that memory control apparatus of the present invention adopts page or leaf to open the sequential chart that strategy reduces the memory access delay.Suppose that adjacent two access instruction are read memory operation, and the address is a of colleague mutually that points to same memory bank, the column address of article one instruction is m, and then the column address of an instruction is m+4.Because the strategy that adopts page or leaf to open, memory control apparatus of the present invention do not need to carry out precharge row a and the capable a operation of gating, save the tRP+tRCD time than the traditional DRAM opertaing device that adopts page or leaf to close so.
If it is 0x2 that flag register 406 hangs down two, be that page or leaf hit (Page hit) to the read-write operation of DRAM next time so, and embodiment of the invention DRAM memory control apparatus adopts the Bank interleaving technique to hide precharge delay.What Fig. 7 b represented is to adopt the Bank interleaving technique to hide the sequential chart of precharge delay.Suppose that adjacent two access instruction are read memory operation, article one instruction is to point to the capable m row of a of first block memory (Bank 0), and the second instruction is to point to the capable n row of the b of second block memory (Bank 1).The tradition dram controller is not if adopt the staggered technology of Bank, and the memory access to Bank0 and Bank1 is serial so, and closing a of Bank0, just to open the b of Bank1 after capable capable.Based on the memory control apparatus of instruction prefetch address by more adjacent two instructions, learn that next bar instruction is to the Bank1 operation, so when Bank0 transmission data, the rank addresses of while gating Bank1.When the data transmission of Bank0 was finished, the data of Bank1 also began to appear on the data line, equally when the capable n biographies of Bank1 b transmission of data, to the Bank0 a line precharge operation of advancing.So the memory control apparatus based on instruction prefetch can be saved the tRP+tRCD time than the conventional memory device that does not adopt the Bank interleaving technique.If traditional DRAM opertaing device adopts the Bank interleaving technique, promptly giving tacit consent to adjacent twice accessing operation is that page or leaf hits (Page hit).The strategy that above-mentioned traditional DRAM opertaing device generally selects page or leaf to cut out hits (Page hit) if adjacent twice accessing operation is page or leaf, adopts the Bank interleaving technique to hide precharge time so, reduces the time of memory access.If hit (Pagefast hit) fast but adjacent twice accessing operation is page or leaf, can increase the memory access time so, shown in Fig. 7 a.So is that page or leaf when fast hitting (Page fast hit) reduce tRP+tRCD time than the traditional DRAM opertaing device that adopts the Bank interleaving technique in adjacent twice operation based on the memory control apparatus of instruction prefetch.
If it is 0x0 that flag register 406 hangs down two, be page or leaf conflict (PageConfict) to the read-write operation of DRAM next time so, embodiment of the invention DRAM memory control apparatus adopts a page or leaf shutdown strategy, after the present instruction operation is finished, to shown in action row carry out precharge and close.Compare with a traditional DRAM opertaing device that adopts page or leaf to open strategy, can reduce memory access based on the memory control apparatus of instruction prefetch and postpone.Sequential is to such as shown in Fig. 7 c.Suppose that adjacent two access instruction are read memory operation, and point to same bank-address, but row a is pointed in article one instruction, and row b is pointed in the second instruction.Adopt page or leaf to open traditional DRAM opertaing device of strategy after each instruction manipulation is finished, can not close the storage operation line precharge of advancing, when page or leaf conflict (PageConfict) takes place when, at first need to close the capable a that closes the storer that bar instruction opened, could activate present instruction action row b then, the present instruction memory access time is tRP+tRCD+tCL so.Memory control apparatus based on instruction prefetch is the strategy that page or leaf is closed because of what adopt, and the memory access time of present instruction is tRCD+tCL, has saved the tRP time.
Embodiment 3
Possesses data read-write control module 200 in the DRAM memory control apparatus of the embodiment of the invention.Data read-write control module 200 implementations as shown in Figure 8.Data read-write control module 200 comprises: internal bus interface 812, reception is resolved and the control signal of address decoding module 204 and the data of reading from DRAM storer 110 from storage control module 206 and instruction, described control signal comprise access instruction type, processor ID number, specify multiline procedure processor internal register addresses and data bus request signal; Data read bus address date register 806: be responsible for preserving address, data read bus request signal and the data read bus data of specifying the multiline procedure processor register on the data read bus; Data write bus address register 808: be responsible for preserving appointment multiline procedure processor register address and data write bus request signal on the data write bus; Data write bus data register 810: be responsible for preserving data and draw bus data; Data read bus ID register 802: be responsible for preserving on the data read bus and specify multiline procedure processor ID number; Data write bus ID register 804: be responsible for preserving on the data write bus and specify multiline procedure processor ID number; The major function of data read-write control module 200 is to want and can timely data be transmitted between storer and appointment multiline procedure processor.Described module is responsible for initiating the read-write operation of data bus, and independently reading and writing data bus is provided respectively.On the one hand, data read-write control module 200 " is drawn in " data bus with data to be written from the internal register of specifying multiline procedure processor by write bus, and data transfer is arrived storage control module 206.On the other hand, data read-write control module 200 also will " be shifted onto " on the data bus from the data that storer is read by read bus, and write the internal register of specifying multiline procedure processor under the control of data read-write control module 200.The method of operating of data channel is as following description.
The specify hardware thread of a given processor will according to the write data channel of access instruction type and processor ID gated data read-write control module 200, be prepared writing of data when the memory write data in polycaryon processor.Data write bus 300 interface protocols are according to as shown in Figure 9 flow process.At first according to the processor and the thread number thereof of processor ID gating appointment, then in the internal register addresses that sends data write bus request signal and processor to the thread of appointment.The periodicity that request signal is kept is with the number correspondence of institute's read data, processor sampled data write bus request signal and home address value, response data write bus request signal, to specify the data in the register address to send on the data bus, data read-write control module 200 directly is placed on the data bus of memory chip after described data are cushioned through storage control module 206.
When the specify hardware thread of a given processor will be from memory read data in polycaryon processor, the read data passage of gated data read-write control module 200 was prepared reading of data.Data read bus 302 interface protocols are according to shown in 10 workflow graphs.At first according to the processor thread and the thread number thereof of the processor ID gating appointment of appointment, and by the address of given processor internal register and the read data path of data read bus request signal gating correspondence.To be placed into from the data that storer is read on the data read bus then.The periodicity that data read bus request signal is wherein kept is corresponding with the data effective length.Final data read-write control module 200 is written to internal processor register with the data on the data read bus, and sends " DSR " signal to processor thread, thereby can notify this processor thread can continue to carry out.
The DRAM memory control apparatus of the embodiment of the invention has adopted the distributed arbitration program mode, respectively command line formation, reading and writing data bus 300,302 is dispatched respectively.The memory reference instruction of being sent by a plurality of processor threads has improved the execution efficient of memory reference instruction to greatest extent by the instruction prefetch strategy under the scheduling of command line moderator; Utilize the transmission of read-write steering logic 400 control datas between chip external memory and a plurality of processor thread simultaneously, and utilize " instruction is finished " signal to come the notification processor thread timely data to be handled.This transmission control mode is compared with traditional shared bus transmission mode, needed high-performance memory bus throughput needs in the time of can adapting to the multiline procedure processor concurrent working more.And simple in structure, can reduce bus delay.
The above has been described in detail purpose of the present invention, technical scheme.Institute it should be understood that the above does not limit the scope of the invention, and all any modifications of being made within principle of the present invention and technical foundation, improvement etc. all should be included within protection scope of the present invention.
Claims (7)
1. the multinuclear shared storage opertaing device based on instruction prefetch is characterized in that, comprising:
The access instruction buffer module is used to deposit the access instruction that chip multi-core processor sends, and described instruction comprises command type, address information and control information corresponding;
Instruction is resolved and the address decoding module, be used for access instruction is carried out command analysis and address decoding, and command type, storage address and the data transmission number that decoding obtains be input to storage control module, other control informations that to instruct simultaneously comprise that the inner read-write register of processor ID number, processor address is delivered to the data read-write control module;
Storage control module, according to instruction is resolved and the decoding of address decoding module obtains command type, storage address and data transmission number, control store interface module and data read-write control module are finished the correct transmission of data between storer and processor;
The data read-write control module, reception is resolved and the control signal of address decoding module and the data of reading from storer from storage control module, instruction, initiatively initiate writing or read operation of data, control data transmits between storer and chip multi-core processor;
Store interface module is used for the standard time sequence according to storer, and control data is perhaps correctly read data from storer from the correct write store of storage control module, and writes storage control module.
2. opertaing device according to claim 1, it is characterized in that, described access instruction buffer module can be taken out next bar instruction in advance under the effect of instruction prefetch marking signal, and pre-decode is carried out in described next bar instruction input instruction parsing and address decoding module.
3. opertaing device according to claim 1 is characterized in that, described storage control module comprises:
The read-write steering logic: responsible control information register upgrades and steering order is looked ahead, and marking signal sends, and opens still page or leaf shutdown strategy according to the information Dynamic Selection storage page of flag register;
Control information register: be used to preserve the control information of present instruction, comprise command type, storage address and data transmission number;
Address comparator: described address comparator is responsible for the address of the storer that the comparison present instruction carries out and the relation of next bar instruction memory address of looking ahead, and the control information that produces the tag addresses relation;
Flag register: described flag register is then stored the storage address of current execution command according to above-mentioned control information and the concrete numerical value of next bar instruction memory address relation of looking ahead.
4. opertaing device according to claim 3 is characterized in that, described instruction prefetch may further comprise the steps:
Step 500: under the effect of instruction prefetch marking signal,, and, then jump to step 502 through instructing parsing and address decoding module to carry out pre-decode in advance from access instruction buffer module prefetched instruction;
Step 502: memory address information and the present instruction storage address of prefetched instruction being deciphered the back gained compare, and then jump to step 504;
Step 504: judge that the prefetched instruction and the storage address of present instruction sensing are the same delegation of identical Bank; If, then jump to step 506, if not, then jump to step 508;
Step 506: the value of putting low two of flag register is 0x1, and high two value of flag register 406 remains unchanged.Then jump to step 514;
Step 508: judge that the storage address that prefetched instruction and present instruction are pointed to is different Bank address, if then jump to step 510, if not then jumping to step 512;
Step 510: the value of putting low two of flag register is 0x2, and the MBA memory block address BankADDR of present instruction 412 is write the high two of flag register, then jumps to step 512;
Step 512: put low two zero clearings of flag register, the value that flag register is high two remains unchanged, and then jumps to step 514;
Step 514: the state redirect that the read-write steering logic is come control store opertaing device inside according to low two place values of flag register, and when prefetched instruction 410 begins to be stored the opertaing device execution, upgrade control information register 402 with the control information of prefetched instruction 410.
5. opertaing device according to claim 1 is characterized in that, described data read-write control module comprises:
Internal bus interface: be used to accept from storage control module and instruction is resolved and the address decoding module passes over data and control information, comprise processor ID number, given processor internal register addresses and data bus request;
The address date register of reading and writing data bus: be used to preserve current access instruction data, data bus request and internal processor register address;
Processor ID register: be used for keeping current access instruction processor ID number.
6. opertaing device according to claim 5 is characterized in that, described opertaing device, and wherein, described data read-write control module controls data are transmitted between storer and chip multi-core processor and be may further comprise the steps:
Step 1: according to the data path of processor ID gating alignment processing device;
Step 2: when the memory write data, on the data path of gating, send data bus write request and internal processor register address for polycaryon processor; Will be from memory read data the time, on the data path of gating, send data, data bus read request and internal processor register address for polycaryon processor;
Step 3: processor response data read-write bus request signal, data write bus is read and put into to data from the register of processor inside, perhaps the data with the data read bus write internal processor register;
Step 4: the read-write control module is accepted the data from data write bus, perhaps after the data of data read bus write internal processor register, notifies above-mentioned processor data " DSR ".
7. according to the arbitrary described opertaing device of claim 1 to 6, its feature is that also described storer is SDRAM or DDR.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN 201110141796 CN102207916B (en) | 2011-05-30 | 2011-05-30 | Instruction prefetch-based multi-core shared memory control equipment |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN 201110141796 CN102207916B (en) | 2011-05-30 | 2011-05-30 | Instruction prefetch-based multi-core shared memory control equipment |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN102207916A true CN102207916A (en) | 2011-10-05 |
| CN102207916B CN102207916B (en) | 2013-10-30 |
Family
ID=44696757
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN 201110141796 Expired - Fee Related CN102207916B (en) | 2011-05-30 | 2011-05-30 | Instruction prefetch-based multi-core shared memory control equipment |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN102207916B (en) |
Cited By (25)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102567278A (en) * | 2011-12-29 | 2012-07-11 | 中国科学院计算技术研究所 | On-chip multi-core data transmission method and device |
| CN104981787A (en) * | 2013-03-05 | 2015-10-14 | 国际商业机器公司 | Data prefetch for chip having parent core and scout core |
| CN105900176A (en) * | 2014-01-10 | 2016-08-24 | 高通股份有限公司 | System and method for resolving DRAM page conflicts based on memory access patterns |
| US9430596B2 (en) | 2011-06-14 | 2016-08-30 | Montana Systems Inc. | System, method and apparatus for a scalable parallel processor |
| CN109219805A (en) * | 2017-05-08 | 2019-01-15 | 华为技术有限公司 | A kind of multiple nucleus system memory pool access method, relevant apparatus, system and storage medium |
| CN110322979A (en) * | 2019-07-25 | 2019-10-11 | 美核电气（济南）股份有限公司 | Nuclear power station digital control computer system core processing unit based on FPGA |
| CN110399325A (en) * | 2019-07-30 | 2019-11-01 | 江西理工大学 | A kind of modified IP kernel based on iic bus agreement |
| CN110618833A (en) * | 2018-06-19 | 2019-12-27 | 深圳大心电子科技有限公司 | Instruction processing method and storage controller |
| CN110941578A (en) * | 2019-11-26 | 2020-03-31 | 成都天玙兴科技有限公司 | LIO design method and device with DMA function |
| CN111045732A (en) * | 2019-12-05 | 2020-04-21 | 腾讯科技（深圳）有限公司 | Data processing method, chip, device and storage medium |
| CN111124433A (en) * | 2018-10-31 | 2020-05-08 | 华北电力大学扬中智能电气研究中心 | Program programming device, system and method |
| CN111143820A (en) * | 2019-12-20 | 2020-05-12 | 苏州浪潮智能科技有限公司 | Optical module access method, optical module access equipment and storage medium |
| CN112181879A (en) * | 2020-08-28 | 2021-01-05 | 珠海欧比特宇航科技股份有限公司 | APB interface module for DMA controller, DMA controller and chip |
| CN112559397A (en) * | 2019-09-26 | 2021-03-26 | 阿里巴巴集团控股有限公司 | Device and method |
| CN113127177A (en) * | 2019-12-30 | 2021-07-16 | 澜起科技股份有限公司 | Processing apparatus and distributed processing system |
| CN113689902A (en) * | 2020-05-19 | 2021-11-23 | 长鑫存储技术有限公司 | Method of generating memory address data, computer-readable storage medium and apparatus |
| CN113703835A (en) * | 2021-08-11 | 2021-11-26 | 深圳市德明利技术股份有限公司 | High-speed data stream processing method and system based on multi-core processor |
| CN108959133B (en) * | 2017-05-22 | 2021-12-10 | 扬智科技股份有限公司 | Circuit structure capable of sharing memory and digital video conversion device |
| CN114036096A (en) * | 2021-11-04 | 2022-02-11 | 珠海一微半导体股份有限公司 | Read controller based on bus interface |
| CN114265872A (en) * | 2022-02-24 | 2022-04-01 | 苏州浪潮智能科技有限公司 | Interconnection device for bus |
| CN115269015A (en) * | 2022-09-26 | 2022-11-01 | 沐曦集成电路(南京)有限公司 | Shared variable processing system based on Atomic instruction |
| CN116166606A (en) * | 2023-04-21 | 2023-05-26 | 无锡国芯微高新技术有限公司 | Cache control architecture based on shared tightly coupled memory |
| CN117311604A (en) * | 2023-07-18 | 2023-12-29 | 武汉中航通用科技有限公司 | Embedded multi-element backup and loading method |
| CN117331880A (en) * | 2023-08-15 | 2024-01-02 | 北京城建智控科技股份有限公司 | Dual-core communication device, method and electronic equipment |
| CN118210557A (en) * | 2024-05-20 | 2024-06-18 | 芯来智融半导体科技(上海)有限公司 | Prefetching method, device, equipment and storage medium for filtering invalid prefetching |
Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6219764B1 (en) * | 1998-08-03 | 2001-04-17 | Micron Technology, Inc. | Memory paging control method |
| JP2006107021A (en) * | 2004-10-04 | 2006-04-20 | Canon Inc | Memory controller |
| CN101048762A (en) * | 2004-08-27 | 2007-10-03 | 高通股份有限公司 | Method and apparatus for transmitting memory pre-fetch commands on a bus |
| CN101078979A (en) * | 2007-06-29 | 2007-11-28 | 东南大学 | Storage control circuit with multiple-passage instruction pre-fetching function |
| CN101165662A (en) * | 2006-10-18 | 2008-04-23 | 国际商业机器公司 | Method and apparatus for implementing memory accesses |
| US20090063777A1 (en) * | 2007-08-30 | 2009-03-05 | Hiroyuki Usui | Cache system |
-
2011
- 2011-05-30 CN CN 201110141796 patent/CN102207916B/en not_active Expired - Fee Related
Patent Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6219764B1 (en) * | 1998-08-03 | 2001-04-17 | Micron Technology, Inc. | Memory paging control method |
| CN101048762A (en) * | 2004-08-27 | 2007-10-03 | 高通股份有限公司 | Method and apparatus for transmitting memory pre-fetch commands on a bus |
| JP2006107021A (en) * | 2004-10-04 | 2006-04-20 | Canon Inc | Memory controller |
| CN101165662A (en) * | 2006-10-18 | 2008-04-23 | 国际商业机器公司 | Method and apparatus for implementing memory accesses |
| CN101078979A (en) * | 2007-06-29 | 2007-11-28 | 东南大学 | Storage control circuit with multiple-passage instruction pre-fetching function |
| US20090063777A1 (en) * | 2007-08-30 | 2009-03-05 | Hiroyuki Usui | Cache system |
Non-Patent Citations (2)
| Title |
|---|
| CHIYUAN MA ET AL.: "A DRAM Precharge Policy Based on Address Analysis", 《10TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN ARCHITECTURE,METHODS AND TOOLS》 * |
| JAHANGIR HASAN ET AL.: "Efficient Use of Memory Bandwidth to Improve Network Processor Throughput", 《PROCEEDINGS OF THE 30TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE(ISCA"03)》 * |
Cited By (40)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US9430596B2 (en) | 2011-06-14 | 2016-08-30 | Montana Systems Inc. | System, method and apparatus for a scalable parallel processor |
| WO2013097793A1 (en) * | 2011-12-29 | 2013-07-04 | 华为技术有限公司 | On-chip multi-core data transmission method and device |
| CN102567278A (en) * | 2011-12-29 | 2012-07-11 | 中国科学院计算技术研究所 | On-chip multi-core data transmission method and device |
| CN104981787A (en) * | 2013-03-05 | 2015-10-14 | 国际商业机器公司 | Data prefetch for chip having parent core and scout core |
| CN104981787B (en) * | 2013-03-05 | 2017-11-17 | 国际商业机器公司 | Data pre-fetching with parent nucleus and the chip for scouting core |
| CN105900176A (en) * | 2014-01-10 | 2016-08-24 | 高通股份有限公司 | System and method for resolving DRAM page conflicts based on memory access patterns |
| CN109219805A (en) * | 2017-05-08 | 2019-01-15 | 华为技术有限公司 | A kind of multiple nucleus system memory pool access method, relevant apparatus, system and storage medium |
| CN109219805B (en) * | 2017-05-08 | 2023-11-10 | 华为技术有限公司 | Memory access method, related device, system and storage medium of multi-core system |
| CN108959133B (en) * | 2017-05-22 | 2021-12-10 | 扬智科技股份有限公司 | Circuit structure capable of sharing memory and digital video conversion device |
| CN110618833B (en) * | 2018-06-19 | 2022-01-11 | 深圳大心电子科技有限公司 | Instruction processing method and storage controller |
| CN110618833A (en) * | 2018-06-19 | 2019-12-27 | 深圳大心电子科技有限公司 | Instruction processing method and storage controller |
| CN111124433A (en) * | 2018-10-31 | 2020-05-08 | 华北电力大学扬中智能电气研究中心 | Program programming device, system and method |
| CN111124433B (en) * | 2018-10-31 | 2024-04-02 | 华北电力大学扬中智能电气研究中心 | Program programming equipment, system and method |
| CN110322979B (en) * | 2019-07-25 | 2024-01-30 | 美核电气（济南）股份有限公司 | Nuclear power station digital control computer system core processing unit based on FPGA |
| CN110322979A (en) * | 2019-07-25 | 2019-10-11 | 美核电气（济南）股份有限公司 | Nuclear power station digital control computer system core processing unit based on FPGA |
| CN110399325A (en) * | 2019-07-30 | 2019-11-01 | 江西理工大学 | A kind of modified IP kernel based on iic bus agreement |
| CN112559397A (en) * | 2019-09-26 | 2021-03-26 | 阿里巴巴集团控股有限公司 | Device and method |
| CN110941578A (en) * | 2019-11-26 | 2020-03-31 | 成都天玙兴科技有限公司 | LIO design method and device with DMA function |
| CN111045732A (en) * | 2019-12-05 | 2020-04-21 | 腾讯科技（深圳）有限公司 | Data processing method, chip, device and storage medium |
| CN111045732B (en) * | 2019-12-05 | 2023-06-09 | 腾讯科技（深圳）有限公司 | Data processing method, chip, device and storage medium |
| CN111143820B (en) * | 2019-12-20 | 2022-08-02 | 苏州浪潮智能科技有限公司 | Optical module access method, optical module access equipment and storage medium |
| CN111143820A (en) * | 2019-12-20 | 2020-05-12 | 苏州浪潮智能科技有限公司 | Optical module access method, optical module access equipment and storage medium |
| CN113127177B (en) * | 2019-12-30 | 2023-11-14 | 澜起科技股份有限公司 | Processing device and distributed processing system |
| CN113127177A (en) * | 2019-12-30 | 2021-07-16 | 澜起科技股份有限公司 | Processing apparatus and distributed processing system |
| CN113689902B (en) * | 2020-05-19 | 2023-09-01 | 长鑫存储技术有限公司 | Method for generating memory address data, computer-readable storage medium and apparatus |
| CN113689902A (en) * | 2020-05-19 | 2021-11-23 | 长鑫存储技术有限公司 | Method of generating memory address data, computer-readable storage medium and apparatus |
| CN112181879A (en) * | 2020-08-28 | 2021-01-05 | 珠海欧比特宇航科技股份有限公司 | APB interface module for DMA controller, DMA controller and chip |
| CN112181879B (en) * | 2020-08-28 | 2022-04-08 | 珠海欧比特宇航科技股份有限公司 | APB interface module for DMA controller, DMA controller and chip |
| CN113703835B (en) * | 2021-08-11 | 2024-03-19 | 深圳市德明利技术股份有限公司 | High-speed data stream processing method and system based on multi-core processor |
| CN113703835A (en) * | 2021-08-11 | 2021-11-26 | 深圳市德明利技术股份有限公司 | High-speed data stream processing method and system based on multi-core processor |
| CN114036096A (en) * | 2021-11-04 | 2022-02-11 | 珠海一微半导体股份有限公司 | Read controller based on bus interface |
| CN114036096B (en) * | 2021-11-04 | 2024-05-03 | 珠海一微半导体股份有限公司 | Read controller based on bus interface |
| CN114265872A (en) * | 2022-02-24 | 2022-04-01 | 苏州浪潮智能科技有限公司 | Interconnection device for bus |
| CN115269015B (en) * | 2022-09-26 | 2022-12-02 | 沐曦集成电路(南京)有限公司 | Shared variable processing system based on Atomic instruction |
| CN115269015A (en) * | 2022-09-26 | 2022-11-01 | 沐曦集成电路(南京)有限公司 | Shared variable processing system based on Atomic instruction |
| CN116166606A (en) * | 2023-04-21 | 2023-05-26 | 无锡国芯微高新技术有限公司 | Cache control architecture based on shared tightly coupled memory |
| CN117311604A (en) * | 2023-07-18 | 2023-12-29 | 武汉中航通用科技有限公司 | Embedded multi-element backup and loading method |
| CN117331880A (en) * | 2023-08-15 | 2024-01-02 | 北京城建智控科技股份有限公司 | Dual-core communication device, method and electronic equipment |
| CN118210557A (en) * | 2024-05-20 | 2024-06-18 | 芯来智融半导体科技(上海)有限公司 | Prefetching method, device, equipment and storage medium for filtering invalid prefetching |
| CN118210557B (en) * | 2024-05-20 | 2024-08-16 | 芯来智融半导体科技(上海)有限公司 | Prefetching method, device, equipment and storage medium for filtering invalid prefetching |
Also Published As
| Publication number | Publication date |
|---|---|
| CN102207916B (en) | 2013-10-30 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN102207916B (en) | Instruction prefetch-based multi-core shared memory control equipment | |
| EP2943956B1 (en) | Memory device having an adaptable number of open rows | |
| JP4866646B2 (en) | How to select commands to send to memory, memory controller, computer system | |
| US9411757B2 (en) | Memory interface | |
| KR102402630B1 (en) | Cache Control Aware Memory Controller | |
| US20060112255A1 (en) | Method and apparatus for determining a dynamic random access memory page management implementation | |
| CN108139994B (en) | Memory access method and memory controller | |
| CN112088368A (en) | Dynamic per bank and full bank refresh | |
| WO2013107393A1 (en) | Message-based memory access device and access method thereof | |
| EP3570286B1 (en) | Apparatus for simultaneous read and precharge of a memory | |
| CN103377154B (en) | The memory access control device of storer and method, processor and north bridge chips | |
| US8341344B2 (en) | Techniques for accessing a resource in a processor system | |
| CN103593306A (en) | Design method for Cache control unit of protocol processor | |
| CN101071403A (en) | Dynamic update adaptive idle timer | |
| US20190155516A1 (en) | Speculative hint-triggered activation of pages in memory | |
| US20030163643A1 (en) | Bank conflict determination | |
| JP2013149091A (en) | Memory controller and control method, and information processor | |
| US20070239955A1 (en) | Memory Scoreboard | |
| US8484411B1 (en) | System and method for improving access efficiency to a dynamic random access memory | |
| CN105786758B (en) | A kind of processor device with data buffer storage function | |
| TWI541647B (en) | Memory controller and associated control method | |
| Zhou et al. | The virtual open page buffer for multi-core and multi-thread processors | |
| Li et al. | A high-performance DRAM controller based on multi-core system through instruction prefetching | |
| Ma et al. | Pipeline controller on dynamic memory access policy | |
| JP2011100273A (en) | Memory control circuit |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| CF01 | Termination of patent right due to non-payment of annual fee | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20131030 Termination date: 20190530 |