CN102098004A - Digital downconverter with variable bandwidth and implementation method thereof - Google Patents
Digital downconverter with variable bandwidth and implementation method thereof Download PDFInfo
- Publication number
- CN102098004A CN102098004A CN2010105915263A CN201010591526A CN102098004A CN 102098004 A CN102098004 A CN 102098004A CN 2010105915263 A CN2010105915263 A CN 2010105915263A CN 201010591526 A CN201010591526 A CN 201010591526A CN 102098004 A CN102098004 A CN 102098004A
- Authority
- CN
- China
- Prior art keywords
- circuit
- signal
- filter
- narrow band
- output
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Landscapes
- Filters That Use Time-Delay Elements (AREA)
Abstract
The invention belongs to the field of electronics, and discloses a digital downconverter with variable bandwidth. The digital downconverter comprises a path switching circuit, a narrow-band filter group and a wide-band filter, wherein the path switching circuit is used for selecting a proper processing path for signals in accordance with configuration of parameter configuration modules; the narrow-band filter group is used for processing input narrow-band signals based on the structure of the digital downconverter; and the wide-band filter is used for processing input wide-band signals or the output of the narrow-band filter group based on a multiphase filter structure. The invention also provides an implementation method of the digital downconverter with variable bandwidth. The digital downconverter with variable bandwidth integrates the advantages of a traditional digital downconverter structure with a single channel and the advantages of the multiphase filter structure into a whole, thus implementing high efficient and high-speed processing on input intermediate-frequency signals, and being capable of flexibly configuring signal processing bandwidth within a larger range.
Description
Technical field
The present invention relates to electronic applications, relate in particular to a kind of variable bandwidth digital down converter and the implementation method of signal.
Background technology
(Variable Bandwidth Digital Down-Converter VB-DDC) can handle the input signal of various bandwidth, so it is widely used at aspects such as radar, communication, electronic reconnaissances the variable bandwidth digital down converter.General application-specific integrated circuit ASIC (Application Specific Integrated Circuit) the single channel digital low-converter that adopts in the prior art, though can realize handling adaptive-bandwidth, but its highest input data sampling rate generally can not surpass 100MHz, and because it adopts traditional down-conversion structure of multi-stage cascade integral comb filter CIC (Cascade Integrator Comb Filter), therefore it is narrower to handle bandwidth, generally be no more than 1MHz, be not suitable as the digital down converter of wideband digital receiver.Broadband DDC(Digital Down-Converter based on the multiphase filtering structure) can handle broadband signal, but processing bandwidth fixed, and when needing the smaller bandwidth of processing signals, become big because extract the factor, required number of multipliers increases, but the operating frequency of multiplier reduces, so its resource utilization is very low.
Summary of the invention
Low and the processing narrow bandwidth at its highest input data sampling rate of application-specific integrated circuit ASIC single channel digital low-converter that exists in the prior art; Broadband DDC based on the multiphase filtering structure handles bandwidth fixed, when needing the smaller bandwidth of processing signals, become big because extract the factor, required number of multipliers increases, but the operating frequency of multiplier reduces, so therefore the technical problem of very low two aspects of its resource utilization is necessary to provide a kind of variable bandwidth digital down converter and implementation method
The invention provides a kind of variable bandwidth digital down converter, comprising:
Input: receive the digital signal that obtains after the A/D sampling; Mixting circuit: supplied with digital signal is down-converted to base band; Parameter configuration module: receive the exterior arrangement signal, variable bandwidth digital down converter internal parameters is configured; Clock module:, produce the work clock of each module according to the setting of parameter configuration module; Path commutation circuit:, select the suitable treatments path of signal according to the setting of parameter configuration module; Narrow band filter group:, be used for the input narrow band signal is handled based on the Digital Down Convert structure; Broadband filter:, be used for the input broadband signal is handled or is used to handle the output of narrow band filter group based on the multiphase filtering structure; Outgoing route is selected circuit: select to be output as narrow band filter group output signal or based on the broadband filter output signal of multiphase filtering structure according to being provided with of parameter configuration module; Path selecting circuit: according to the setting of parameter configuration module, the signal of selecting the input broadband filter to handle is output of NCO mixting circuit or the output of narrow band filter group.
Described path commutation circuit comprises that the first via directly switches circuit; Described input connects mixting circuit; Described mixting circuit connects the first via and directly switches circuit; The described first via switches directly that circuit connects the narrow band filter group and based on the broadband filter of multiphase filtering structure; Described narrow band filter group selects circuit to be connected with described outgoing route respectively with the broadband filter based on the multiphase filtering structure.
Described path commutation circuit also comprises the second path commutation circuit, described narrow band filter group selects circuit to be connected with described path selecting circuit, described outgoing route respectively by the described second path commutation circuit, and the described second path commutation circuit is used to select the narrow band filter group is outputed signal to based on the broadband filter of multiphase filtering or directly output.Described mixting circuit comprises oscillator NCO, and described oscillator NCO adopts cordic algorithm.Described narrow band filter group comprises integral comb filter CIC, half-band filter HB(Half-Band Filter), FIR(Finite Impulse Response) filter, variable extraction circuit; Described integral comb filter CIC is connected with half-band filter HB, FIR filter, variable extraction circuit in regular turn.
The present invention also provides a kind of implementation method of variable bandwidth digital down converter, and it comprises following steps:
When handling broadband signal, the described first via is directly switched circuit and I, Q component signal after the mixting circuit output are transferred to based on the broadband filter of multiphase filtering is handled; When handling narrow band signal, the described first via is directly switched circuit I, Q component signal after the frequency mixer output is transferred to the processing of narrow band filter group.
It further may further comprise the steps: when signal bandwidth needed further to reduce the baseband signal data transfer rate, the described second path commutation circuit transferred to the output of narrow band filter group based on the broadband filter of multiphase filtering and handles; Otherwise the described second path commutation circuit transfers to output select circuit with the output of narrow band filter group.
Described broadband filter carries out filtering in the following ways:
Wherein: N is the heterogeneous factor, and D is an extracting multiple.
Beneficial effect of the present invention is: variable bandwidth digital down converter disclosed by the invention combines traditional single channel digital down-conversion structure and multiphase filtering structure advantage separately, realized the efficient high-speed of input intermediate-freuqncy signal is handled, can in a big way, carry out flexible configuration the signal processing bandwidth.
Description of drawings
Fig. 1: variable bandwidth digital down converter general structure;
Fig. 2: narrow band filter pack module;
Fig. 3: the efficient configuration of withdrawal device multiphase filtering;
Fig. 4: the broadband filter input data pre-storage fifo structure of multiphase filtering structure;
Fig. 5: filter coefficient storage RAM;
Fig. 6: NCO module cordic algorithm structure in the embodiment;
Fig. 7: multi-stage cascade CIC decimation filter structure in the embodiment;
Fig. 8: the half-band filter structure of 27 taps in the embodiment;
Fig. 9: the FIR filter construction based on the DA algorithm of 64 taps in the embodiment;
Figure 10: the broadband filter of multiphase filtering structure input data pre-storage fifo structure in the embodiment;
Figure 11: embodiment median filter coefficient storage RAM.
Embodiment
Following examples are used to illustrate the present invention, but are not used for limiting the scope of the invention.
For making purpose of the present invention, technical method and advantage clearer, embodiment of the present invention is described further in detail below in conjunction with accompanying drawing.
Following concrete embodiment is all based on the general structure that Fig. 1 was showed, according to the technical scheme that provides in the summary of the invention, for the variable bandwidth digital down converter proposes practicable device for carrying out said and step.
The invention provides a kind of variable bandwidth digital down converter, comprising:
Input: receive the digital signal that obtains after the A/D sampling; Mixting circuit: supplied with digital signal is down-converted to base band; Parameter configuration module: receive the exterior arrangement signal, variable bandwidth digital down converter internal parameters is configured; Clock module:, produce the work clock of each module according to the setting of parameter configuration module; Path commutation circuit:, select the suitable treatments path of signal according to the setting of parameter configuration module; Narrow band filter group:, be used for the input narrow band signal is handled based on the Digital Down Convert structure; Broadband filter:, be used for the input broadband signal is handled or is used to handle the output of narrow band filter group based on the multiphase filtering structure; Outgoing route is selected circuit: select to be output as narrow band filter group output signal or based on the broadband filter output signal of multiphase filtering structure according to being provided with of parameter configuration module.Path selecting circuit: according to the setting of parameter configuration module, the signal of selecting the input broadband filter to handle is output of NCO mixting circuit or the output of narrow band filter group.
Described path commutation circuit comprises that the first via directly switches the circuit and the second path commutation circuit; Described input connects mixting circuit, will be converted to base band by mixting circuit under the supplied with digital signal; Described mixting circuit connects the first via and directly switches circuit, the first via is directly switched the setting of circuit according to parameter configuration module, and I, the Q component after mixting circuit is exported transfers to the processing of narrow band filter group or handle based on the broadband filter of multiphase filtering structure; The described first via is directly switched circuit and is connected the narrow band filter group, and the described first via is directly switched circuit also by the broadband filter of path selecting circuit connection based on the multiphase filtering structure; Described narrow band filter group selects circuit to be connected with outgoing route respectively with the broadband filter based on the multiphase filtering structure.
Described narrow band filter group is selected circuit to connect with path selecting circuit and outgoing route respectively by the described second path commutation circuit to feel, described the and the path commutation circuit to be used to select be that the narrow band filter group is outputed signal to based on the broadband filter of multiphase filtering or directly output.
Described mixting circuit comprises numerically controlled oscillator (NCO), can change the NCO output frequency by changing frequency control word.Described oscillator (NCO) employing CORDIC(Coordinate Rotation Digital Computer) algorithm is that the rotation of coordinate numerical calculation method is realized.
Described narrow band filter group is based on conventional digital down-conversion structure, and its internal frame diagram as shown in Figure 2.Described narrow band filter group comprises integral comb filter (CIC), half-band filter (HB), FIR filter, variable extraction circuit; Described integral comb filter (CIC) is connected with half-band filter (HB), FIR filter, variable extraction circuit in regular turn.Described integral comb filter (CIC) and half-band filter (HB) carry out big extraction to the signal after the down-conversion of High Data Rate earlier, and data transfer rate is lowered fast, carry out filtering by FIR again.The coefficient of cic filter all is 1, therefore has only plus and minus calculation, does not have multiplying, and hardware can reach very high processing speed when realizing, is well suited for doing the first order extraction in the extraction system and carrying out the work of the big extraction factor.But the transition band of cic filter and stop band attenuation are not fine, need the decay of the method increasing stopband of the multistage CIC cascade of employing usually.Because the passband of cic filter is very narrow, make it be not suitable for use in the wideband digital low-converter simultaneously.Closely half is zero to the filter coefficient of HB filter, can save the closely multiplier of half, therefore is used as second level low-pass filtering and extraction.The extraction factor of HB is fixed as 2, is particularly suitable for sample rate and reduces the requirement of half.Behind CIC and HB filtering extraction, baseband signal is dropped to lower speed by initial High Data Rate, and the main application of FIR filter is that whole channel is carried out shaping filter.According to parameter configuration module variable extraction device extracting multiple is provided with, can further reduces data transfer rate.
Described broadband filter based on the multiphase filtering structure: the multiphase filtering structure is a kind of implementation of FIR efficiently, and its basic principle is as follows.If FIR filter, its exponent number are M, it is divided into D group (M is the integral multiple of D), then every group length is
, heterogeneous factor number is N, its corresponding transfer function is:
(1) reconfigured:
Order
With (3) formula substitution (2) Shi Kede:
Formula (4) is
The multiphase filtering expression formula.If itself and withdrawal device are combined, the efficient configuration that then can get the withdrawal device multiphase filtering as shown in Figure 3.
As seen from the figure, the filtering of this kind structure is carried out after extracting, and can reduce the rate request to hardware greatly.In the multiphase filtering structure, filter order reduces in present each branch by the N of original transfer function is individual
Individual, can reduce the accumulated error of filtering operation, improve operational precision.
Comprise that based on the broadband filter of multiphase filtering structure one group of data pre-storage FIFO, one group of filter coefficient storage RAM, filter coefficient dispensing unit, filter function realize the unit.
Described data pre-storage FIFO as shown in Figure 4, the number of FIFO equals the heterogeneous factor and counts N, the storage depth of FIFO equals maximum extracting multiple D.Be equivalent to be divided into the memory order access of N independent and series connection during poke, after the first time, N memory all was filled with, just can be from N the delivery outlet (being designated as L(1 successively) ~ L(N) of data terminal) peek.
Described filter coefficient is stored RAM as shown in Figure 5, and the number of RAM equals the heterogeneous factor and counts N, and the storage depth of RAM equals maximum extracting multiple D, and the bit wide W of RAM equals the filter coefficient quantization digit.Described filter coefficient dispensing unit deposited filter coefficient in respectively before filter begins filtering among each filter coefficient storage RAM in order and since filter extract the factor can be between 1 ~ D flexible configuration, the total exponent number of filter can
Between change, the filter coefficient that prestores among the RAM should be according to the actual exponent number difference of filter flexible configuration, unnecessary RAM memory space zero setting.
Described filter function realizes that the unit comprises: multiplier and adder.The multiplier number equals the heterogeneous factor and counts N.Multiplier carries out multiplying with the data value of input with corresponding filter coefficient, exports N the product that obtains to adder and carries out accumulation process, filtering result that must be to the end.The quantification bit wide that the filtering result of output becomes to require by the cut position cell processing at last.
When designing filter, at first determine the required maximum order M of filter, because heterogeneous factor N has determined number of multipliers, use definite heterogeneous factor N according to hardware resource, extracting multiple D equals maximum value of rounding of M/N.
The digital down converter of multiphase filtering structure is when extracting multiple D is very big, and required low pass filter exponent number can be very high, needs a lot of multiplier units, and even can't realize.So invention combines multiphase filtering structure and traditional narrow Digital Down Convert structure advantage separately, realized the optimum balance of performance and resource under the existing hardware condition.
Parameter configuration module: receive the exterior arrangement signal, coefficient, the broadband filter coefficient based on the multiphase filtering structure, the broadband filter extracting multiple based on the multiphase filtering structure, the cic filter extraction factor, variable extraction device extracting multiple, path commutation circuit, output select circuit, clock module to each filter in NCO frequency control word, the narrow band filter group carry out suitable configuration, make whole DDC output data rate be reduced to the minimum requirements that can satisfy signal bandwidth just.
Clock module: when DDC handled bandwidth change, system's output data rate will change, thereby the input clock frequency of each module also will change.Clock module carries out frequency division according to the operating frequency of each module clock to input clock.
Concrete embodiment one
The initialization system parameter is as follows:
(1) realizes Digital Down Convert, reduce signal data rate, AD sample rate 100MSPS is reduced by 131072 times, output baseband signal data transfer rate 762.94SPS.
(2) intermediate-freuqncy signal carrier frequency 32.4MHz, signal bandwidth 150Hz.
(3) finish the output signal shaping, to satisfy the follow-up signal processing requirements.
Receive external signal parameter configuration module is provided with, the parameter that needs is as follows:
(1) the phase-accumulated word of NCO (phi_inc_i) width is got 27bits, by changing the frequency that phase-accumulated value can change NCO output local oscillation signal
, its computing formula is:
When NCO output local frequency is 32.4MHz,
NCO adopts cordic algorithm to realize that structure adopts 16 level production line modes as shown in Figure 6.
(2) configurable clock generator module provides the work clock of correct frequency for each module of narrow band filter group, multiphase filter.
(3) the configuration first via is directly switched circuit, selects I, Q component after the down-conversion are transferred to the narrow band filter group.
(4) cic filter extracts the factor and is set to 65536, and cic filter adopts structure 5 grades of cascade structures as shown in Figure 7.Half-band filter, FIR filter coefficient are arranged to suitable value respectively.The half-band filter structure of 27 taps uses the clock selecting algorithm to make the operating frequency of multiplier have only half that import data transfer rate as shown in Figure 8, has finished 2 times of extractions simultaneously when finishing signal filtering.64 taps based on the FIR filter construction of DA algorithm as shown in Figure 9,24 of input are divided into 38 parallel-by-bits handle, an input of every processing data need 8 clock cycle.2 times of extraction circuits are set 2 times of extractions are carried out in FIR filter output, further reduce data transfer rate.
(5) configuration second path commutation circuit and the path selecting circuit outputs signal to broadband filter based on multiphase filtering with the narrow band filter group.
(6) suitably dispose broadband filter is capable.Realize the FIR filter of 304 taps, adopt multiplier time division multiplexing structure based on multiphase filtering.The heterogeneous factor gets 38, extracts the factor and gets 8.During specific design, these 38 of FIFO1-FIFO38 as shown in figure 10 independently memory with 38 degree of depth be 8, bit wide is that 18 FIFO realizes.The number of FIFO is determined that by the heterogeneous factor in order to realize handling adaptive-bandwidth, the output signal data rate is variable, extracts the factor and can select between 1-8, and the degree of depth of FIFO can dispose between 1-8 by extracting factor decision.Data by L1-L38 output should multiply by corresponding filter coefficient, then with these 38 product accumulations, as shown in figure 11.The 304 tap prototype low-pass filter coefficients that MATLAB produces deposit in before DDC starts working among the RAM by parameter configuration module, and special RAM write operation control logic is arranged in parameter configuration module.
(7) the configuration output select circuit is selected the broadband filter output signal based on the multiphase filtering structure.
Concrete embodiment two
The initialization system parameter is as follows:
(1) realizes Digital Down Convert, reduce signal data rate, AD sample rate 100MSPS is reduced by 2 times, output baseband signal data transfer rate 50MSPS.
(2) intermediate-freuqncy signal carrier frequency 21.4MHz, signal bandwidth 40MHz.
(3) finish the output signal shaping, to satisfy the follow-up signal processing requirements.
Receive external signal parameter configuration module is provided with, the parameter that needs is as follows:
(1) the phase-accumulated word of NCO (phi_inc_i) width is got 27bits, by changing the frequency that phase-accumulated value can change NCO output local oscillation signal
, its computing formula is:
When NCO output local frequency is 21.4MHz,
NCO adopts cordic algorithm to realize that structure adopts 16 level production line modes as shown in Figure 4.
(2) configurable clock generator module provides the work clock of correct frequency for multiphase filter.
(3) the configuration first via is directly switched circuit, selects I, Q component after the down-conversion are transferred to broadband filter based on multiphase filtering.
(4) broadband filter based on multiphase filtering is configured, realizes 76 tap FIR filters, adopt multiplier time division multiplexing structure based on multiphase filtering.The 76 tap prototype low-pass filter coefficients that MATLAB produces deposit among the RAM before DDC starts working by parameter configuration module.Since extract the factor can be between 1-8 flexible configuration, when extracting the factor and be 2, can realize 76 tap FIR filters.Since extract the factor can be between 1-8 flexible configuration, then the total exponent number of filter can be 1
38-8
38, promptly change between 38-304, so the filter coefficient that prestores among the RAM should be according to the different flexible configuration of the actual exponent number of filter, unnecessary RAM memory space zero setting.
(5) the configuration output select circuit is selected the broadband filter output signal based on the multiphase filtering structure.
The present invention is not limited to aforesaid embodiment.The present invention expands to any new feature or any new combination that discloses in this manual, and the arbitrary new method that discloses or step or any new combination of process.
Claims (8)
1. variable bandwidth digital down converter is characterized in that comprising:
Input: receive the digital signal that obtains after the A/D sampling; Mixting circuit: supplied with digital signal is down-converted to base band; Parameter configuration module: receive the exterior arrangement signal, variable bandwidth digital down converter internal parameters is configured; Clock module:, produce the work clock of each module according to the setting of parameter configuration module; Path commutation circuit:, select the suitable treatments path of signal according to the setting of parameter configuration module; Narrow band filter group:, be used for the input narrow band signal is handled based on the Digital Down Convert structure; Broadband filter:, be used for the input broadband signal is handled or is used to handle the output of narrow band filter group based on the multiphase filtering structure; Outgoing route is selected circuit: select to be output as narrow band filter group output signal or based on the broadband filter output signal of multiphase filtering structure according to being provided with of parameter configuration module; Path selecting circuit: according to the setting of parameter configuration module, the signal of selecting the input broadband filter to handle is output of NCO mixting circuit or the output of narrow band filter group; Described path commutation circuit comprises that the first via directly switches circuit; Described input connects mixting circuit; Described mixting circuit connects the first via and directly switches circuit; The described first via switches directly that circuit connects the narrow band filter group and based on the broadband filter of multiphase filtering structure; Described narrow band filter group selects circuit to be connected with described outgoing route respectively with the broadband filter based on the multiphase filtering structure.
2. variable bandwidth digital down converter according to claim 1, it is characterized in that described path commutation circuit also comprises the second path commutation circuit, described narrow band filter group selects circuit to be connected with described path selecting circuit, described outgoing route respectively by the described second path commutation circuit, and the described second path commutation circuit is used to select the narrow band filter group is outputed signal to based on the broadband filter of multiphase filtering or directly output.
3. variable bandwidth digital down converter according to claim 2 is characterized in that described mixting circuit comprises oscillator NCO.
4. variable bandwidth digital down converter according to claim 3 is characterized in that described oscillator NCO adopts cordic algorithm.
5. variable bandwidth digital down converter according to claim 4 is characterized in that described narrow band filter group comprises integral comb filter CIC, half-band filter HB, FIR filter, variable extraction circuit; Described integral comb filter CIC is connected with half-band filter HB, FIR filter, variable extraction circuit in regular turn.
6. the implementation method of variable bandwidth digital down converter according to claim 1, it comprises following steps:
When handling broadband signal, the described first via is directly switched circuit and I, Q component signal after the mixting circuit output are transferred to based on the broadband filter of multiphase filtering is handled; When handling narrow band signal, the described first via is directly switched circuit I, Q component signal after the frequency mixer output is transferred to the processing of narrow band filter group.
7. the implementation method of variable bandwidth digital down converter according to claim 6, it further may further comprise the steps:
When signal bandwidth needed further to reduce the baseband signal data transfer rate, the described second path commutation circuit transferred to the output of narrow band filter group based on the broadband filter of multiphase filtering and handles; Otherwise the described second path commutation circuit transfers to output select circuit with the output of narrow band filter group.
8. the implementation method of variable bandwidth digital down converter according to claim 7 is characterized in that described broadband filter carries out filtering in the following ways:
Wherein: N is the heterogeneous factor, and D is an extracting multiple.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2010105915263A CN102098004A (en) | 2010-12-16 | 2010-12-16 | Digital downconverter with variable bandwidth and implementation method thereof |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2010105915263A CN102098004A (en) | 2010-12-16 | 2010-12-16 | Digital downconverter with variable bandwidth and implementation method thereof |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN102098004A true CN102098004A (en) | 2011-06-15 |
Family
ID=44130903
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN2010105915263A Pending CN102098004A (en) | 2010-12-16 | 2010-12-16 | Digital downconverter with variable bandwidth and implementation method thereof |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN102098004A (en) |
Cited By (16)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103516312A (en) * | 2012-06-26 | 2014-01-15 | 中兴通讯股份有限公司 | Digital down-conversion apparatus |
| CN103546173A (en) * | 2012-07-11 | 2014-01-29 | 中兴通讯股份有限公司 | Broadband receiver, anti-interference filter circuit of broadband receiver and implementation method of anti-interference filter circuit |
| CN104049119A (en) * | 2014-06-18 | 2014-09-17 | 南京信息职业技术学院 | Sampling rate self-adaptive dual-channel signal acquisition method and device |
| CN104080203A (en) * | 2013-03-26 | 2014-10-01 | 阳光凯讯(北京)科技有限公司 | Tetra and GSM (Global System for Mobile Communication) common base station platform based on software radio |
| CN105375937A (en) * | 2015-11-11 | 2016-03-02 | 中国电子科技集团公司第四十一研究所 | Digital intermediate frequency variable bandwidth shaping filtering device and method |
| CN106100588A (en) * | 2016-07-25 | 2016-11-09 | 南京铁道职业技术学院 | A kind of restructural multi-channel digital down conversion system based on FPGA and method |
| CN106788269A (en) * | 2017-01-11 | 2017-05-31 | 南京御达电信息技术有限公司 | A kind of improved digital down converter |
| CN108736901A (en) * | 2017-04-17 | 2018-11-02 | 北京中科晶上科技股份有限公司 | A kind of DDC controllers and corresponding intermediate-freuqncy signal receive processor |
| CN108763720A (en) * | 2018-05-23 | 2018-11-06 | 成都玖锦科技有限公司 | The implementation method for the DDC that sample rate can be lowered arbitrarily |
| CN111327334A (en) * | 2018-12-17 | 2020-06-23 | 天津光电通信技术有限公司 | Narrow-band DDC time division multiplexing method based on FPGA |
| CN111884655A (en) * | 2020-07-27 | 2020-11-03 | 中国电子科技集团公司第三十六研究所 | Serial signal processing method and device for variable modulus decimal frequency conversion |
| CN112731454A (en) * | 2020-12-22 | 2021-04-30 | 湖南北云科技有限公司 | Intermediate frequency digital down-conversion method, circuit, baseband chip and satellite navigation receiver |
| CN113485177A (en) * | 2021-06-24 | 2021-10-08 | 西安电子科技大学 | Multi-channel signal preprocessing system and method based on FPGA |
| WO2023138012A1 (en) * | 2022-01-21 | 2023-07-27 | 创远信科(上海)技术股份有限公司 | High-bandwidth vector network analyzer system for implementing transceiving of vector signal |
| CN117040486A (en) * | 2023-10-07 | 2023-11-10 | 成都玖锦科技有限公司 | Multi-gear digital filter and broadband digital receiver |
| EP4075670A4 (en) * | 2019-12-13 | 2024-02-21 | Sanechips Technology Co., Ltd. | Fir filter-based filtering method, apparatus, and device, and storage medium |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20040107078A1 (en) * | 2002-12-03 | 2004-06-03 | Che-Sheng Chiu | Optimized filter parameters design for digital IF programmable downconverter |
| CN101197801A (en) * | 2007-12-25 | 2008-06-11 | 炬才微电子（深圳）有限公司 | Digital low-converter |
| CN101567701A (en) * | 2009-05-11 | 2009-10-28 | 深圳市统先科技股份有限公司 | High efficient multi-path digital down converter system |
-
2010
- 2010-12-16 CN CN2010105915263A patent/CN102098004A/en active Pending
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20040107078A1 (en) * | 2002-12-03 | 2004-06-03 | Che-Sheng Chiu | Optimized filter parameters design for digital IF programmable downconverter |
| CN101197801A (en) * | 2007-12-25 | 2008-06-11 | 炬才微电子（深圳）有限公司 | Digital low-converter |
| CN101567701A (en) * | 2009-05-11 | 2009-10-28 | 深圳市统先科技股份有限公司 | High efficient multi-path digital down converter system |
Non-Patent Citations (2)
| Title |
|---|
| 《电子科技应用》 20100706 王晓等 "基于FPGA的宽带数字接收机变带宽数字下变频器设计" 第27页-第30页 , 第7期 * |
| 王晓等: ""基于FPGA的宽带数字接收机变带宽数字下变频器设计"", 《电子科技应用》 * |
Cited By (26)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103516312A (en) * | 2012-06-26 | 2014-01-15 | 中兴通讯股份有限公司 | Digital down-conversion apparatus |
| CN103516312B (en) * | 2012-06-26 | 2018-02-13 | 中兴通讯股份有限公司 | Digital Down Convert device |
| CN103546173B (en) * | 2012-07-11 | 2016-08-24 | 南京中兴软件有限责任公司 | Broadband receiver anti-interference filtration circuit and implementation method and broadband receiver |
| CN103546173A (en) * | 2012-07-11 | 2014-01-29 | 中兴通讯股份有限公司 | Broadband receiver, anti-interference filter circuit of broadband receiver and implementation method of anti-interference filter circuit |
| CN104080203A (en) * | 2013-03-26 | 2014-10-01 | 阳光凯讯(北京)科技有限公司 | Tetra and GSM (Global System for Mobile Communication) common base station platform based on software radio |
| CN104049119B (en) * | 2014-06-18 | 2017-01-11 | 南京信息职业技术学院 | Sampling rate self-adaptive dual-channel signal acquisition method and device |
| CN104049119A (en) * | 2014-06-18 | 2014-09-17 | 南京信息职业技术学院 | Sampling rate self-adaptive dual-channel signal acquisition method and device |
| CN105375937A (en) * | 2015-11-11 | 2016-03-02 | 中国电子科技集团公司第四十一研究所 | Digital intermediate frequency variable bandwidth shaping filtering device and method |
| CN105375937B (en) * | 2015-11-11 | 2018-10-02 | 中国电子科技集团公司第四十一研究所 | A kind of digital intermediate frequency bandwidth varying forming filter and filtering method |
| CN106100588A (en) * | 2016-07-25 | 2016-11-09 | 南京铁道职业技术学院 | A kind of restructural multi-channel digital down conversion system based on FPGA and method |
| CN106100588B (en) * | 2016-07-25 | 2023-08-25 | 南京铁道职业技术学院 | Reconfigurable multichannel digital down-conversion system and method based on FPGA |
| CN106788269A (en) * | 2017-01-11 | 2017-05-31 | 南京御达电信息技术有限公司 | A kind of improved digital down converter |
| CN106788269B (en) * | 2017-01-11 | 2021-02-12 | 胡文 | Design method of FIR filter and digital down converter |
| CN108736901A (en) * | 2017-04-17 | 2018-11-02 | 北京中科晶上科技股份有限公司 | A kind of DDC controllers and corresponding intermediate-freuqncy signal receive processor |
| CN108763720A (en) * | 2018-05-23 | 2018-11-06 | 成都玖锦科技有限公司 | The implementation method for the DDC that sample rate can be lowered arbitrarily |
| CN108763720B (en) * | 2018-05-23 | 2022-08-26 | 成都玖锦科技有限公司 | DDC implementation method with sampling rate capable of being adjusted down at will |
| CN111327334A (en) * | 2018-12-17 | 2020-06-23 | 天津光电通信技术有限公司 | Narrow-band DDC time division multiplexing method based on FPGA |
| EP4075670A4 (en) * | 2019-12-13 | 2024-02-21 | Sanechips Technology Co., Ltd. | Fir filter-based filtering method, apparatus, and device, and storage medium |
| CN111884655A (en) * | 2020-07-27 | 2020-11-03 | 中国电子科技集团公司第三十六研究所 | Serial signal processing method and device for variable modulus decimal frequency conversion |
| CN111884655B (en) * | 2020-07-27 | 2024-02-20 | 中国电子科技集团公司第三十六研究所 | Variable-analog-to-decimal frequency conversion serial signal processing method and device |
| CN112731454A (en) * | 2020-12-22 | 2021-04-30 | 湖南北云科技有限公司 | Intermediate frequency digital down-conversion method, circuit, baseband chip and satellite navigation receiver |
| CN112731454B (en) * | 2020-12-22 | 2024-03-19 | 湖南北云科技有限公司 | Intermediate frequency digital down-conversion method, circuit, baseband chip and satellite navigation receiver |
| CN113485177A (en) * | 2021-06-24 | 2021-10-08 | 西安电子科技大学 | Multi-channel signal preprocessing system and method based on FPGA |
| WO2023138012A1 (en) * | 2022-01-21 | 2023-07-27 | 创远信科(上海)技术股份有限公司 | High-bandwidth vector network analyzer system for implementing transceiving of vector signal |
| CN117040486A (en) * | 2023-10-07 | 2023-11-10 | 成都玖锦科技有限公司 | Multi-gear digital filter and broadband digital receiver |
| CN117040486B (en) * | 2023-10-07 | 2023-12-19 | 成都玖锦科技有限公司 | Multi-gear digital filter and broadband digital receiver |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN102098004A (en) | Digital downconverter with variable bandwidth and implementation method thereof | |
| CN101567701B (en) | High efficient multi-path digital down converter system | |
| CN101958697B (en) | Realization method and device of multiphase filter structure | |
| CN101257482A (en) | Method and device for realizing digital baseband variable velocity to convert modulating system | |
| CN102723952B (en) | A kind of analog-digital conversion data transmission method, transmitter and modulus conversion chip | |
| CN104320088A (en) | Digital down conversion electric circuit | |
| CN104393854A (en) | FPGA-based time division multiplexing cascaded integrator-comb decimation filter and realization method thereof | |
| CN103957020A (en) | Signal intermediate-frequency receiving device suitable for multimode mobile communication system | |
| CN102403986B (en) | Multi-channel CIC (Cascade Integrator Comb) decimation filter and method for realizing same | |
| CN100574098C (en) | Interpolation CIC wave filter and implementation method based on programmable logic device | |
| CN102025377B (en) | Improved cascaded integral comb interpolation filter | |
| CN101072019B (en) | Wave filter and its filtering method | |
| WO2008034027A2 (en) | Processor architecture for programmable digital filters in a multi-standard integrated circuit | |
| CN102035503A (en) | Filtering device and filtering method of cascaded integral comb filter | |
| CN102158451B (en) | High-speed multi-carrier multiphase interpolation filter method and device | |
| CN113890548B (en) | Device for signal up-conversion and field programmable gate array | |
| CN102891662B (en) | A kind of general rate down-conversion, up conversion device and method | |
| CN102946229B (en) | A kind of implementation method of Digital Down Convert | |
| CN101840322A (en) | Method for multiplexing filter arithmetic element and filter arithmetic system | |
| CN107104659A (en) | A kind of digital filtering method and device for LTE carrier waves | |
| CN100583855C (en) | Cascade integral comb filter | |
| CN102685055A (en) | Multi-data stream interpolation and extraction multiplexing device and method | |
| Mehra et al. | Reconfigurable Area and Speed Efficient Interpolator Using DALUT Algorithm | |
| CN206461580U (en) | Digital filtering equipment | |
| CN110233606A (en) | Multi tate Transform Filtering and device |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C12 | Rejection of a patent application after its publication | ||
| RJ01 | Rejection of invention patent application after publication |
Application publication date: 20110615 |