CN101969062A - Silicon N-type semiconductor combined device on insulator for improving current density - Google Patents
Silicon N-type semiconductor combined device on insulator for improving current density Download PDFInfo
- Publication number
- CN101969062A CN101969062A CN 201010265794 CN201010265794A CN101969062A CN 101969062 A CN101969062 A CN 101969062A CN 201010265794 CN201010265794 CN 201010265794 CN 201010265794 A CN201010265794 A CN 201010265794A CN 101969062 A CN101969062 A CN 101969062A
- Authority
- CN
- China
- Prior art keywords
- type
- region
- silicon
- voltage
- insulated gate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Landscapes
- Insulated Gate Type Field-Effect Transistor (AREA)
Abstract
The invention relates to a silicon N-type semiconductor combined device on an insulator for improving current density. The silicon N-type semiconductor combined device comprises a P-type substrate, wherein the P-type substrate is provided with a buried oxygen layer; the buried oxygen layer is provided with a P-type epitaxial layer, and the P-type epitaxial layer is divided into a region I and a region II; the region I is an insulated gate bipolar device region and comprises an N-type drift region, a P-type deep trap, a N-type buffer trap, a P-type drain region, an N-type source region and a P-type body contact region; a silicon face is correspondingly provided with a field oxide and a gate oxide, and the gate oxide is provided with a polysilicon gate; and the region II is a high-voltage triode region and comprises an N-type triode drift region, an N-type triode buffer trap, a P-type emitter region and an N-type base region. The silicon N-type semiconductor combined device is characterized in that: the N-type base region in the region II is wrapped inside the N-type buffer region, and a first drain electrode metal on the P-type drain region in the region I is communicated with a first base electrode metal on the N-type base region in the region II through a second metal. In the silicon N-type semiconductor combined device, the current density is obviously improved and other performance parameters are not changed on the basis of not increasing the area of the device.
Description
Technical field
The present invention relates to field of high voltage power semiconductor devices, is the silicon-on-insulator N type semiconductor assembling device that is applicable to the raising current density of high-voltage applications about a kind of.
Background technology
Along with the day by day enhancing of people to modernized life requirement, the performance of power semiconductor more and more receives publicity, but wherein the integration of power semiconductor, high withstand voltage, big electric current and with the good isolation ability of low-voltage circuit part be the specification requirement of people's maximum.The factor of decision power integrated circuit handle high voltages, big current capacity size is except the kind of power semiconductor, and the structure of power semiconductor and manufacturing process also are the significant effects factors.
For a long time, the power semiconductor of people's employing is high pressure triode and High-Voltage Insulation grid field effect transistor.But these two kinds of devices have also brought many negative effects to power integrated circuit in the demand that satisfies the basic high withstand voltage and integration of people.For the high pressure triode, its deficiency has input impedance very low, and switching speed is not high.Although the input impedance of High-Voltage Insulation grid field effect transistor is very high, current driving ability is limited, and in addition, its high withstand voltage and high conduction impedance presents inevitable contradiction.
Along with science and technology development, the appearance of insulated gate bipolar device has solved the most of demand of people to power semiconductor.Insulated gate bipolar device has been gathered the advantage of high-voltage three-pole pipe and isolated-gate field effect transistor (IGFET), has performances such as high input impedance, high switching speed, high withstand voltage, big current driving ability and low conduction impedance.But insulated gate bipolar device is vertical device, can integrated poor performance.The lateral insulated gate bipolar device of Chu Xianing had solved this problem afterwards.
After but the integration of power semiconductor, high demand withstand voltage, big electric current solved, its isolation became main contradiction.Mainly be in bulk silicon technological, high-tension circuit and low-voltage circuit are integrated on the chip simultaneously, and therefore the leakage current of high-tension circuit can enter the breech lock that low-voltage circuit causes low-voltage circuit by substrate than higher, finally causes chip to burn.In order to address this problem, people have proposed silicon-on-insulator process.
The appearance of silicon-on-insulator process has solved the isolating problem of power semiconductor effectively.At present lateral insulated gate bipolar device has become the main force of power semiconductor on the insulator, is widely used in direct voltage and is fields such as 600V and above converter system such as alternating current machine, frequency converter, Switching Power Supply, lighting circuit, traction transmission.
A bigger problem of lateral insulated gate bipolar device is on the insulator, to compare current density not high enough with vertical device, therefore usually obtain high current driving ability, thereby expend a large amount of chip areas, increased cost with the area that strengthens device.This paper has introduced a kind of silicon-on-insulator N type semiconductor assembling device of novel raising current density, under the prerequisite that does not increase chip area, compares with N type lateral insulated gate bipolar device on the unidimensional common insulator, and current density increases considerably.
Summary of the invention
The invention provides a kind of silicon-on-insulator N type semiconductor assembling device that can on the basis that does not change device area, effectively improve device current density.
The present invention adopts following technical scheme:
A kind of silicon-on-insulator N type semiconductor assembling device that improves current density, comprise: P type substrate, on P type substrate, be provided with oxygen buried layer, it is characterized in that, be provided with P moldeed depth trap in oxygen buried layer central authorities, be provided with P type body contact zone and N type source region on the P moldeed depth trap and on P type body contact zone and N type source region, be provided with the source metal that is communicated with the two, on oxygen buried layer, also be provided with first isolated area and second isolated area, extend and cut apart thus to the oxygen buried layer center by described first isolated area and second isolated area and form insulated gate bipolar device district and high-voltage three-pole area under control, in the insulated gate bipolar device district, be provided with insulated gate bipolar device, source region in the described insulated gate bipolar device adopts described N type source region and described N type source region to be positioned at the insulated gate bipolar device district, in the high-voltage three-pole area under control, be provided with the high-voltage three-pole pipe, collector region in the described high-voltage three-pole pipe adopts described P type body contact zone, described P type body contact zone is positioned at the high-voltage three-pole area under control, and first drain metal in the described insulated gate bipolar device is connected with first base metal in the described high-voltage three-pole pipe by second metal.
Compared with prior art, the present invention has following advantage:
(1) semiconductor combinations semiconductor device of the present invention is divided into two parts, one of them part is used to make insulated gate bipolar device, another part is used to make the high-voltage three-pole pipe, and same second metal of crossing links together the drain electrode of insulated gate bipolar device and the base stage of high-voltage three-pole pipe, can on the basis that does not change the device gross area, further amplify as the base current that flows through the high-voltage three-pole pipe by effective drain current, thereby improve current density the former.The equivalent circuit diagram of this semiconductor combinations device is referring to accompanying drawing 4, Fig. 5 has shown the comparison of the current density of semiconductor combinations device of the present invention and insulated gate bipolar device of the same area, as seen, the current density of the general insulated gate bipolar device of current density ratio of semiconductor combinations device of the present invention has improved greatly.
(2) benefit of device of the present invention is to optimize by the angle of adjusting first isolated area 101 and second isolated area 102 ratio of the chip area of insulated gate bipolar device and high-voltage three-pole pipe, with the compromise optimal effectiveness of the current density that reaches whole combined semiconductor device and other performances (as the heat radiation situation etc.).
(3) comparing with traditional devices when improving current density of device of the present invention do not change the original chip area of device.
(4) device of the present invention when improving current density, do not influence the withstand voltage level of device, the Essential Performance Requirements of device still can satisfy.Figure 6 shows that the comparison diagram of the OFF state puncture voltage of semiconductor combinations device of the present invention and the general insulated gate bipolar device of equal area, it is consistent with general insulated gate bipolar device of the same area that the OFF state puncture voltage of visible semiconductor combinations device of the present invention can keep.
(5) making of device of the present invention does not need additional technical steps, and is compatible fully with the existing integrated circuits manufacturing process.
Description of drawings
Fig. 1 (a) is the vertical view after combined semiconductor device of the present invention is removed the passivation protection oxide layer.
Fig. 1 (b) is the profile (containing passivation layer) along the AA ' face of Fig. 1 (a).
Fig. 1 (c) is the profile (containing passivation layer) along the BB ' face of Fig. 1 (a).
Fig. 2 is a combined semiconductor device three-dimensional three-dimensional structure diagram of the present invention.(removing passivation protection oxide layer and all metals).
Fig. 3 is the 3 D stereo profile (remove passivation protection oxide layer and all metals) of semiconductor combinations device of the present invention along AA ' face.
Fig. 4 is the equivalent circuit diagram of semiconductor combinations device of the present invention.
Fig. 5 is the drain current densities comparison diagram of semiconductor combinations device of the present invention and general insulated gate bipolar device of the same area.
Fig. 6 is the OFF state puncture voltage comparison diagram of semiconductor combinations device of the present invention and general insulated gate bipolar device of the same area.
Fig. 7 (a) is P moldeed depth trap 14 process schematic representations that form in the semiconductor combinations device of the present invention.
Fig. 7 (b) is the process schematic representation that forms the N type triode drift region 4 ' in the N type drift region 4 in insulated gate bipolar device district in the semiconductor combinations device of the present invention and high-voltage three-pole area under control.
Fig. 7 (c) is the process schematic representation that N type on the N drift region 4 cushions the N type triode buffering trap 5 ' on trap 5 and the N type triode drift region 4 ' in the formation semiconductor combinations device of the present invention.
Fig. 7 (d) is the process schematic representation that forms field oxide 8, gate oxide 9 and the polysilicon gate 10 in insulated gate bipolar device district in the semiconductor combinations device of the present invention.
Fig. 7 (e) is the process schematic representation that forms P type drain region 6, P type emitter region 15 and N type base 16 in the semiconductor combinations device of the present invention.
Fig. 7 (f) is after being completed into semiconductor combinations device of the present invention, along the profile of the AA ' face of Fig. 1 (a).
Embodiment
A kind of silicon-on-insulator N type semiconductor assembling device that improves current density, comprise: P type substrate 1, on P type substrate 1, be provided with oxygen buried layer 2, it is characterized in that, be provided with P moldeed depth trap 14 in oxygen buried layer 2 central authorities, be provided with P type body contact zone 12 and N type source region 11 on the P moldeed depth trap 14 and on P type body contact zone 12 and N type source region 11, be provided with the source metal 72 that is communicated with the two, on oxygen buried layer 2, also be provided with first isolated area 101 and second isolated area 102, extend and cut apart thus to oxygen buried layer 2 centers by described first isolated area 101 and second isolated area 102 and form insulated gate bipolar device district I and high-voltage three-pole area under control II, in insulated gate bipolar device district I, be provided with insulated gate bipolar device, source region in the described insulated gate bipolar device adopts described N type source region 11 and described N type source region 11 to be positioned at insulated gate bipolar device district I, in the II of high-voltage three-pole area under control, be provided with the high-voltage three-pole pipe, collector region in the described high-voltage three-pole pipe adopts described P type body contact zone 12, described P type body contact zone 12 is positioned at high-voltage three-pole area under control II, and first drain metal 74 in the described insulated gate bipolar device is connected with first base metal 71 in the described high-voltage three-pole pipe by second metal 75.
Described first isolated area 101 and second isolated area, 102 formed angles can be adjusted, but extend and cut apart thus in two zones that form to oxygen buried layer 2 centers by described first isolated area 101 and second isolated area 102, obtuse angle institute area surrounded is necessary for insulated gate bipolar device district I, and acute angle institute area surrounded is necessary for high-voltage three-pole area under control II.
Though the device architecture of this semiconductor combinations in the description of drawings is to adopt circular domain way of realization, but its implementation is not limited in circle, also can be other shapes such as racetrack, rectangle, as long as with 102 insulated gate bipolar device separated with the high-voltage three-pole pipe and the drain electrode of insulated gate bipolar device is connected with metal with the base stage of high-voltage three-pole pipe with two isolation channels 101.
Described silicon-on-insulator N type semiconductor assembling device P type emitter region 15 is 1 μ m～2 μ m with the spacing of N type base 16;
The present invention adopts following method to prepare:
The first step, get silicon-on-insulator disk with P type epitaxial loayer, area ratio according to designed insulated gate bipolar device and high-voltage three-pole pipe, the needed isolation channel 101 of etching and 102, thereby form insulated gate bipolar device district I and high-voltage three-pole area under control II, and P type epitaxial loayer is dividing in interior P type epitaxial loayer 3 of insulated gate bipolar device district I and the 2nd P type epitaxial loayer 3 ' in the high-voltage three-pole area under control.
In second step, inject by high-energy boron ion, and high annealing forms P moldeed depth trap 14.
The 3rd step, inject with high-octane phosphonium ion, form N type drift region 4 in the insulated gate bipolar device district behind the high annealing and form N type triode drift region 4 ' in the high-voltage three-pole area under control;
The 4th step, inject with high-octane phosphonium ion, on N drift region 4, form N type buffering trap 5 behind the high annealing and 4 ' go up and form N type triode buffering trap 5 ' in N type triode drift region.
The 5th step, deposit and etch silicon nitride, the field oxide of at high temperature growing.Regrowth gate oxide, and deposit polysilicon etch polysilicon gate.
In the 6th step,, make each electrode contact zone by the boron ion and the phosphonium ion injection of high dose.
The 7th step, deposit silicon dioxide, depositing metal trace layer and etch away excess metal behind the etching electrode contact hole.
In the 8th step, carry out the making of passivation layer.
Claims (5)
1. silicon-on-insulator N type semiconductor assembling device that improves current density, comprise: P type substrate (1), on P type substrate (1), be provided with oxygen buried layer (2), it is characterized in that, central authorities are provided with P moldeed depth trap (14) at oxygen buried layer (2), be provided with P type body contact zone (12) and N type source region (11) on the P moldeed depth trap (14) and on P type body contact zone (12) and N type source region (11), be provided with the source metal (72) that is communicated with the two, on oxygen buried layer (2), also be provided with first isolated area (101) and second isolated area (102), extend and cut apart thus to oxygen buried layer (2) center by described first isolated area (101) and second isolated area (102) and form insulated gate bipolar device district (I) and high-voltage three-pole area under control (II), in insulated gate bipolar device district (I), be provided with insulated gate bipolar device, source region in the described insulated gate bipolar device adopts described N type source region (11) and described N type source region (11) to be positioned at insulated gate bipolar device district (I), in high-voltage three-pole area under control (II), be provided with the high-voltage three-pole pipe, collector region in the described high-voltage three-pole pipe adopts described P type body contact zone (12), described P type body contact zone (12) is positioned at high-voltage three-pole area under control (II), and first drain metal (74) in the described insulated gate bipolar device is connected with first base metal (71) in the described high-voltage three-pole pipe by second metal (75).
2. the silicon-on-insulator N type semiconductor assembling device of raising current density according to claim 1, it is characterized in that, described insulated gate bipolar device comprises: be located at the P type epitaxial loayer (3) on the oxygen buried layer (2), on a P type epitaxial loayer (3), be provided with the upper right side and be provided with N type drift region (4), be provided with N type buffering trap (5) in the upper right side of N type drift region (4), be provided with P type drain region (6) and described first drain metal (74) in the upper right side of N type buffering trap (5) and be located at top, P type drain region (6), silicon face in N type drift region (4) is provided with field oxide (8) and field oxide (8) joins with P type drain region (6), silicon face between N type source region (11) and field oxide (8) is provided with gate oxide (9), gate oxide (9) is provided with the upper surface that polysilicon gate (10) and polysilicon gate (10) extend to field oxide (8), is provided with gate metal (73) on polysilicon gate (10).
3. the silicon-on-insulator N type semiconductor assembling device of raising current density according to claim 1 and 2, it is characterized in that, described high-voltage three-pole pipe comprises: be located at the 2nd P type epitaxial loayer (3 ') on the oxygen buried layer (2), be provided with N type triode drift region (4 ') on the upper left side of the 2nd P type epitaxial loayer (3 '), be provided with N type triode buffering trap (5 ') on the upper left side of N type triode drift region (4 '), on N type triode buffering trap (5 '), be provided with P type emitter region (15) and N type base (16), on P type emitter region (15), be provided with emitter metal (70), on N type base (16), be provided with described first base metal (71).
4. according to the silicon-on-insulator N type semiconductor assembling device of claim 1 or 3 described raising current densities, it is characterized in that P type emitter region (15) is 1 μ m～2 μ m with the spacing of N type base (16).
5. according to the silicon-on-insulator N type semiconductor assembling device of claim 1,2 or 3 described raising current densities; it is characterized in that described insulated gate bipolar device district (I) and high-voltage three-pole area under control (II) upper surface non-metallic regions are provided with passivation protection oxide layer (13).
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2010102657946A CN101969062B (en) | 2010-08-27 | 2010-08-27 | Silicon N-type semiconductor combined device on insulator for improving current density |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2010102657946A CN101969062B (en) | 2010-08-27 | 2010-08-27 | Silicon N-type semiconductor combined device on insulator for improving current density |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN101969062A true CN101969062A (en) | 2011-02-09 |
| CN101969062B CN101969062B (en) | 2012-01-04 |
Family
ID=43548189
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN2010102657946A Expired - Fee Related CN101969062B (en) | 2010-08-27 | 2010-08-27 | Silicon N-type semiconductor combined device on insulator for improving current density |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN101969062B (en) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102437181A (en) * | 2011-12-08 | 2012-05-02 | 东南大学 | N type silicon on insulator transverse insulated gate bipolar device |
| CN106067799A (en) * | 2016-06-13 | 2016-11-02 | 骆宁 | A kind of semiconductor device |
Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20040119091A1 (en) * | 2002-12-18 | 2004-06-24 | Denso Corporation | Semiconductor device and method of manufacturing the same |
| JP2006173204A (en) * | 2004-12-13 | 2006-06-29 | Toyota Motor Corp | Manufacturing method of semiconductor device |
| CN101594131A (en) * | 2008-05-30 | 2009-12-02 | 三菱电机株式会社 | Semiconductor device |
| CN201853707U (en) * | 2010-08-27 | 2011-06-01 | 东南大学 | Silicon-on-insulator N-type semiconductor combined device capable of increasing current density |
-
2010
- 2010-08-27 CN CN2010102657946A patent/CN101969062B/en not_active Expired - Fee Related
Patent Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20040119091A1 (en) * | 2002-12-18 | 2004-06-24 | Denso Corporation | Semiconductor device and method of manufacturing the same |
| JP2006173204A (en) * | 2004-12-13 | 2006-06-29 | Toyota Motor Corp | Manufacturing method of semiconductor device |
| CN101594131A (en) * | 2008-05-30 | 2009-12-02 | 三菱电机株式会社 | Semiconductor device |
| CN201853707U (en) * | 2010-08-27 | 2011-06-01 | 东南大学 | Silicon-on-insulator N-type semiconductor combined device capable of increasing current density |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102437181A (en) * | 2011-12-08 | 2012-05-02 | 东南大学 | N type silicon on insulator transverse insulated gate bipolar device |
| CN106067799A (en) * | 2016-06-13 | 2016-11-02 | 骆宁 | A kind of semiconductor device |
| CN106067799B (en) * | 2016-06-13 | 2019-03-05 | 南京芯舟科技有限公司 | A kind of semiconductor devices |
Also Published As
| Publication number | Publication date |
|---|---|
| CN101969062B (en) | 2012-01-04 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN101969050B (en) | Silicon integrated high-current N type combined semiconductor device on insulator | |
| CN102184944B (en) | Junction terminal structure of lateral power device | |
| CN105914230A (en) | Ultra-low power consumption semiconductor power device and preparation method thereof | |
| CN107808899A (en) | Lateral power with hybrid conductive pattern and preparation method thereof | |
| CN102437180A (en) | Ultra high voltage silicon germanium heterojunction bipolar transistor (HBT) device and manufacturing method thereof | |
| CN101976670B (en) | Silicon-on-insulator integrated great-current P-type combined semiconductor device | |
| CN106298939A (en) | A kind of accumulation type DMOS with complex media Rotating fields | |
| CN103985746A (en) | Groove type IGBT (Insulated Gate Bipolar Transistor) device and manufacturing method thereof | |
| CN103762230A (en) | N-channel injection efficiency reinforced insulated gate bipolar transistor | |
| WO2022193656A1 (en) | Semiconductor device capable of reducing switching loss and manufacturing method therefor | |
| CN103681817B (en) | IGBT device and preparation method thereof | |
| CN202076269U (en) | SOI N-type integrated high-current combined semi-conductor device | |
| CN101969062B (en) | Silicon N-type semiconductor combined device on insulator for improving current density | |
| CN101834202B (en) | N-type lateral insulated gate bipolar device capable of reducing hot carrier effect | |
| CN107785433B (en) | Stepped high-K dielectric layer wide band gap semiconductor longitudinal double-diffusion metal oxide semiconductor field effect transistor | |
| CN106684131A (en) | Power device and manufacturing method thereof | |
| CN201918387U (en) | P-type combined semiconductor component with silicon-on-insulator (SOI) capable of integrating high current | |
| CN101969064B (en) | Silicon-on-insulator P-type semiconductor combined element for improving current density | |
| CN104078498B (en) | A kind of trench isolations landscape insulation bar double-pole-type transistor | |
| CN201845778U (en) | Silicon-on-insulator P-type semiconductor combined device for increasing current density | |
| CN201853707U (en) | Silicon-on-insulator N-type semiconductor combined device capable of increasing current density | |
| CN103117309A (en) | Horizontal power device structure and preparation method thereof | |
| CN104681614B (en) | Semiconductor device | |
| CN104299992B (en) | Transverse groove insulating gate bipolar transistor and manufacturing method thereof | |
| CN205564757U (en) | Ultra -low power consumption semiconductor power device |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20120104 Termination date: 20210827 |
|
| CF01 | Termination of patent right due to non-payment of annual fee |