CN101937718B - Bidirectional shift register - Google Patents
Bidirectional shift register Download PDFInfo
- Publication number
- CN101937718B CN101937718B CN 201010246716 CN201010246716A CN101937718B CN 101937718 B CN101937718 B CN 101937718B CN 201010246716 CN201010246716 CN 201010246716 CN 201010246716 A CN201010246716 A CN 201010246716A CN 101937718 B CN101937718 B CN 101937718B
- Authority
- CN
- China
- Prior art keywords
- level
- deposit unit
- shifting deposit
- output voltage
- coupled
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Abstract
The invention relates to a bidirectional shift register, comprising a multistage tandem shift register unit; wherein an (n-1)th stage shift register unit in the multistage tandem shift register provides an (n-1) stage output voltage according to a first clock pulse signal and an (n-1) stage input voltage; an n stage shift register unit in the multistage tandem shift register unit provides an n stage output voltage according to a second clock pulse signal and an n stage input voltage; and an (n+1) stage shift register unit in the multistage tandem shift register unit provides an (n+1) output voltage according to a third clock pulse signal and an (n+1) stage input voltage. The shift register of liquid crystal display in the invention comprises a multistage shift register unit connected in series, and the register unit at each stage comprises an input circuit in symmetrical structure and a pull-down circuit, so that the liquid crystal display can be all operated in a forward scanning mode and a reverse scanning mode.
Description
Technical field
The present invention relates to a kind of shift register, espespecially a kind of bidirectional shift register that is applied to liquid crystal display.
Background technology
Liquid crystal display (liquid crystal display, LCD) have low radiation, volume is little and the advantage such as low power consuming, replace gradually traditional cathode-ray tube display (cathode ray tube display, CRT), thereby be widely used in notebook computer, personal digital assistant (personal digital assistant, PDA), flat-surface television, or on the information products such as mobile phone.The mode of conventional liquid crystal is to utilize the external drive chip to drive chip on the panel to show image, but in order to reduce component number and to reduce manufacturing cost, developing into gradually in recent years directly is made in driving circuit structure on the display panel, for example adopt the technology that gate driver circuit (gate driver) is integrated in liquid crystal panel (gate on array, GOA).
Fig. 1 is the simplification block schematic diagram of a liquid crystal indicator 100 in the prior art.Fig. 1 has only shown the part-structure of liquid crystal indicator 100, comprises many gate lines G L (1)～GL (N), a shift register (two-phase shift register) 110, one time clock generator 120 and a power supply unit 130.Gate generator 120 can provide shift register 110 operations required initial pulse signal VST and two clock pulse signal CK1 and CK2, and power supply unit 130 can provide shift register 110 operations required bias voltage VDD and VSS.
Shift register 110 includes the shifting deposit unit SR (1) of multi-stage serial connection～SR (N), and its output terminal is respectively coupled to corresponding gate lines G L (1)～GL (N).According to clock pulse signal CK1, CK2 and initial pulse signal VST, shift register 110 can sequentially be exported gate drive signal GS (1)～GS (N) to corresponding gate lines G L (1)～GL (N) by shifting deposit unit SR (1)～SR (N) respectively.Formerly in the liquid crystal indicator 100 of technology, each shifting deposit unit all comprises an input circuit, and promotes circuit (pull-up circuit), one first pull-down circuit (pull-downcircuit), and one second pull-down circuit.Formerly in the liquid crystal indicator 100 of technology, shift register 110 is quarter-phase (two-phase) shift register, that is the odd level shifting deposit unit moves according to clock pulse signal CK1, and the even level shifting deposit unit moves according to clock pulse signal CK2, wherein clock pulse signal CK1 and CK2 switch between an activation current potential and a decapacitation current potential with predetermined period, and a time clock signal tool activation current potential is only arranged at one time.
Please refer to Fig. 2, Fig. 2 be a n level shifting deposit unit SR (n) among multistage shifting deposit unit SR (1)～SR (N) synoptic diagram (suppose n between 1 and N between odd number).The shifting deposit unit SR (n) of prior art comprises an output terminal OUT (n), an end points Q (n), one and promotes circuit 15, an input circuit 25, one first pull-down circuit 35, and one second pull-down circuit 40.Shifting deposit unit SR (n) can be in its output terminal OUT (n) output gate drive signal GS (n) to gate lines G L (n).
Formerly in the liquid crystal indicator 100 of technology, shift register 110 only can scan with specific direction (for example in forward scan mode sequentially driving grid line GL (1)～GL (N)), and can't support other drive pattern (for example in reverse scan mode sequentially driving grid line GL (N)～GL (1)).
Summary of the invention
For overcoming defective of the prior art, the invention provides a kind of bidirectional shift register, it comprises the multi-stage serial connection shifting deposit unit, wherein one (n-1) level shifting deposit unit provides one (n-1) level output voltage according to one first clock pulse signal and one (n-1) level input voltage in this multi-stage serial connection shifting deposit unit, a n level shifting deposit unit provides a n level output voltage according to a second clock pulse signal and a n level input voltage in this multi-stage serial connection shifting deposit unit, and one (n+1) level shifting deposit unit provides one (n+1) level output voltage according to one the 3rd clock pulse signal and one (n+1) level input voltage in this multi-stage serial connection shifting deposit unit.N level shifting deposit unit comprises an output terminal, is used for exporting this n level output voltage; One n level node; One promotes circuit, and its current potential according to this second clock pulse signal and this n level node provides this n level output voltage; One input circuit, be used for receiving this (n-1) level output voltage and this (n+1) level output voltage, and when forward scan with this (n-1) level output voltage as this n level input voltage, when reverse scan with this (n+1) level output voltage as this n level input voltage, and come this lifting circuit of conducting according to this (n-1) level output voltage and this (n+1) level output voltage; An and pull-down circuit, it closes this lifting circuit according to one first voltage that a rear class shifting deposit unit in this multi-stage serial connection shifting deposit unit transmits when forward scan, and a second voltage that transmits according to a prime shifting deposit unit in this multi-stage serial connection shifting deposit unit when reverse scan is closed this lifting circuit.
Shift register of the present invention adopts input circuit and the pull-down circuit of tool symmetrical structure, and liquid crystal indicator all can normally be moved under forward scan pattern and reverse scan pattern, therefore can provide flexible type of drive.
Description of drawings
Fig. 1 is the simplification block schematic diagram of a liquid crystal indicator in the prior art.
Fig. 2 is the synoptic diagram of a n level shifting deposit unit in the liquid crystal indicator of prior art.
Fig. 3 is the simplification block schematic diagram of a liquid crystal indicator among the present invention.
Fig. 4 a～Fig. 4 d is the synoptic diagram of a n level shifting deposit unit in the liquid crystal indicator of the present invention.
Fig. 5 a is the sequential chart of liquid crystal indicator of the present invention when moving under the forward scan pattern.
Fig. 5 b is the sequential chart of liquid crystal indicator of the present invention when moving under the reverse scan pattern.
Fig. 6 is the simplification block schematic diagram of a liquid crystal indicator among the present invention.
Fig. 7 a and Fig. 7 b are the synoptic diagram of a n level shifting deposit unit in the liquid crystal indicator of the present invention.
Fig. 8 a is the sequential chart of liquid crystal indicator of the present invention when moving under the forward scan pattern.
Fig. 8 b is the sequential chart of liquid crystal indicator of the present invention when moving under the reverse scan pattern.
Wherein, description of reference numerals is as follows:
OUT (n) output terminal 110,210,310 shift registers
Q (n) end points 120,220,320 gate generators
10,15 promote circuit 130,230,330 power supply units
21～27 input circuits T1～T9 transistor switch
100,200,300 liquid crystal indicators
30,31,32,35,40 pull-down circuits
GL (1)～GL (N), GL (n-2)～GL (n+2) gate line
SR (1)～SR (N), SR (n-2)～SR (n+2) shifting deposit unit
Embodiment
Please refer to Fig. 3, Fig. 3 is the simplification block schematic diagram of a liquid crystal indicator 200 among the present invention.Fig. 3 has only shown the part-structure of liquid crystal indicator 200, comprises bidirectional shift register (M-phase bi-directional shift register) 210, one time clock generator 220 and a power supply unit 230 of many gate lines G L (1)～GL (N), a M phase place.Gate generator 220 can provide bidirectional shift register 210 operations required initial pulse signal VST and clock pulse signal CK1～CKM, and power supply unit 230 can provide bidirectional shift register 210 operations required voltage.
Please refer to Fig. 4 a～Fig. 4 d, Fig. 4 a～Fig. 4 d be a n level shifting deposit unit SR (n) in the liquid crystal indicator 200 of the present invention synoptic diagram (n between 1 and N between integer).In the embodiment shown in Fig. 4 a～Fig. 4 d, each shifting deposit unit SR (n) respectively comprises an output terminal OUT (n), an end points Q (n), one and promotes circuit 10, one first pull-down circuit 30, and one second pull-down circuit 40, and comprise respectively input circuit 21～24.Shifting deposit unit SR (n) can be in its output terminal OUT (n) output gate drive signal GS (n) to gate lines G L (n).
In the first to the 3rd embodiment of the present invention shown in Fig. 4 a～Fig. 4 c, input circuit 21～23 respectively comprises transistor switch T1 and T2: the control end of transistor switch T1 is coupled to the output terminal of (n-1) level shifting deposit unit SR (n-1), and the second end is coupled to end points Q (n); The control end of transistor switch T2 is coupled to the output terminal of (n+1) level shifting deposit unit SR (n+1), and the second end is coupled to end points Q (n).In the input circuit 21 of first embodiment of the invention shown in Fig. 4 a, the first end of transistor switch T1 is coupled to power supply unit 230 to receive a bias voltage VDD1, the first end of transistor switch T2 is coupled to power supply unit 230 to receive a bias voltage VDD2, and wherein the value of bias voltage VDD1 and VDD2 is higher than the forward voltage of transistor switch T9; In the input circuit 22 of second embodiment of the invention shown in Fig. 4 b, the first end of transistor switch T1 is coupled to gate generator 220 with receive clock pulse signal CK1, the first end of transistor switch T2 is coupled to gate generator 220 with receive clock pulse signal CK3, and wherein the activation current potential of clock pulse signal CK1 and CK3 is higher than the forward voltage of transistor switch T9; In the input circuit 23 of third embodiment of the invention shown in Fig. 4 c, the control end of transistor switch T1 and first end all are coupled to the output terminal of (n-1) level shifting deposit unit SR (n-1), and the control end of transistor switch T2 and first end all are coupled to the output terminal of (n+1) level shifting deposit unit SR (n+1), and wherein the activation current potential of clock pulse signal CK1 (corresponding to gate drive signal GS (n-1)) and CK3 (corresponding to gate drive signal GS (n+1)) is higher than the forward voltage of transistor switch T9.
In fourth embodiment of the invention shown in Fig. 4 d, input circuit 24 comprises transistor switch T1～T4: the first end of transistor switch T1 is coupled to the output terminal of (n-1) level shifting deposit unit SR (n-1), and the second end is coupled to end points Q (n); The first end of transistor switch T2 is coupled to the output terminal of (n+1) level shifting deposit unit SR (n+1), and the second end utmost point is coupled to end points Q (n); The control end of transistor switch T3 is coupled to the end points Q (n-1) of (n-1) level shifting deposit unit SR (n-1), first end is coupled to gate generator 220 with receive clock pulse signal CK1, and the second end is coupled to the control end of transistor switch T1; The control end of transistor switch T4 is coupled to the end points Q (n+1) of (n+1) level shifting deposit unit SR (n+1), first end is coupled to gate generator 220 with receive clock pulse signal CK3, and the second end is coupled to the control end of transistor switch T2.
In the embodiment shown in Fig. 4 a～Fig. 4 d, the first pull-down circuit 30 comprises transistor switch T5 and T6: the control end of transistor switch T5 is coupled to the output terminal of (n+2) level shifting deposit unit SR (n+2), first end is coupled to end points Q (n), and the second end is coupled to power supply unit 230 to receive a bias voltage VSS3; The control end of transistor switch T6 is coupled to the output terminal of (n-2) level shifting deposit unit SR (n-2), first end is coupled to end points Q (n), and the second end is coupled to power supply unit 230 to receive a bias voltage VSS4, and wherein the value of bias voltage VSS3 and VSS4 is lower than the forward voltage of transistor switch T9.
Please refer to Fig. 5 a and Fig. 5 b, Fig. 5 a is the sequential chart of the liquid crystal indicator 200 of the present invention first to fourth embodiment when moving under the forward scan pattern, and the sequential chart that Fig. 5 b is the liquid crystal indicator 200 of the present invention first to fourth embodiment when moving under the reverse scan pattern.Fig. 5 a and Fig. 5 b have shown gate drive signal GS (n-2)～GS (n+2), clock pulse signal CK1～CK3, and the current potential of end points Q (n-2)～Q (n+2).The output cycle of gate drive signal GS (n-2)～GS (n+2) (tool activation current potential during) is respectively by T
N-2～T
N+2Represent, and shifting deposit unit SR (n-2)～SR (n+2) moves according to clock pulse signal CK3, CK1, CK2, CK3 and CK1 respectively.
When moving under the forward scan pattern shown in Fig. 5 a, liquid crystal indicator 200 is sequentially exported gate drive signal GS (1)～GS (N) to corresponding gate lines G L (1)～GL (N) by shifting deposit unit SR (1)～SR (N).In (n-1) level output cycle T
N-1The time, clock pulse signal CK1 and gate drive signal GS (n-1) tool activation current potential, transistor switch T1 in the input circuit 21～24 of n level shifting deposit unit SR (n) can be switched on, and then the current potential of end points Q (n) drawn high current potential to bias voltage VDD1, clock pulse signal CK1 or gate drive signal GS (n-1) with turn-on transistor switch T9, because clock pulse signal CK2 maintains the decapacitation current potential at this moment, so n level gate drive signal GS (n) and no-output; In n level output cycle T
nThe time, clock pulse signal CK2 can switch to the activation current potential and the transistor switch T9 by conducting is sent to output terminal OUT (n), and the n level gate drive signal GS (n) of the exportable tool activation of shifting deposit unit SR (n) this moment current potential is to gate lines G L (n); In (n+1) level output cycle T
N+1The time, clock pulse signal CK3 and gate drive signal GS (n+1) tool activation current potential, transistor switch T2 in the input circuit 21～24 of n level shifting deposit unit SR (n) can be switched on, and then end points Q (n) maintained current potential identical with bias voltage VDD2, clock pulse signal CK3 or (n+1) level gate drive signal GS (n+1) with turn-on transistor switch T9, because clock pulse signal CK2 is in cycle T
N+1The time can switch to the decapacitation current potential, therefore this moment n level gate drive signal GS (n) and no-output; In (n+1) level output cycle T
N+2The time, (n+2) level gate drive signal GS (n+2) tool activation current potential, transistor switch T5 in the first pull-down circuit 30 of n level shifting deposit unit SR (n) can be switched on, and then the current potential of end points Q (n) is pulled low to bias voltage VSS3 to close transistor switch T9, therefore this moment n level gate drive signal GS (n) and no-output.
When moving under the reverse scan pattern shown in Fig. 5 b, liquid crystal indicator 200 is sequentially exported gate drive signal GS (N)～GS (1) to corresponding gate lines G L (N)～GL (1) by shifting deposit unit SR (N)～SR (1).In (n+1) level output cycle T
N+1The time, clock pulse signal CK3 and gate drive signal GS (n+1) tool activation current potential, transistor switch T2 in the input circuit 21～24 of n level shifting deposit unit SR (n) can be switched on, and then the current potential of end points Q (n) drawn high current potential to bias voltage VDD2, clock pulse signal CK3 or (n+1) level gate drive signal GS (n+1) with turn-on transistor switch T9, because clock pulse signal CK2 maintains the decapacitation current potential at this moment, so n level gate drive signal GS (n) and no-output; In n level output cycle T
nThe time, clock pulse signal CK2 can switch to the activation current potential and the transistor switch T9 by conducting is sent to output terminal OUT (n), and the n level gate drive signal GS (n) of the exportable tool activation of shifting deposit unit SR (n) this moment current potential is to gate lines G L (n); In (n-1) level output cycle T
N-1The time, clock pulse signal CK1 and gate drive signal GS (n-1) tool activation current potential, transistor switch T1 in the input circuit 21～24 of n level shifting deposit unit SR (n) can be switched on, and then end points Q (n) maintained current potential with bias voltage VDD1, clock pulse signal CK1 or gate drive signal GS (n-1) with turn-on transistor switch T9, because clock pulse signal CK2 is in cycle T
N-1The time can switch to the decapacitation current potential, therefore this moment n level gate drive signal GS (n) and no-output; In cycle T
N-2The time, (n-2) level gate drive signal GS (n-2) tool activation current potential, transistor switch T6 in the first pull-down circuit 30 of n level shifting deposit unit SR (n) can be switched on, and then the current potential of end points Q (n) is pulled low to bias voltage VSS4 to close transistor switch T9, therefore this moment n level gate drive signal GS (n) and no-output.
In liquid crystal indicator 200 of the present invention, input circuit 21～23 adopts the symmetrical structure that comprises transistor switch T1 and T2, input circuit 24 adopts the symmetrical structure that comprises transistor switch T1～T4, and the first pull-down circuit 30 adopts the symmetrical structure that comprises transistor switch T5 and T6, therefore liquid crystal indicator 200 all can normally be moved under forward scan pattern and reverse scan pattern.Simultaneously, the second pull-down circuit 40 is used for regulated output voltage, it can adopt the different circuit of knowing technology in the association area, only be an example (wherein the current potential of bias voltage VDD is the activation current potential of clock pulse signal CK1～CK3) wherein shown in the 4a～4d, the structure of the second pull-down circuit 40 does not affect category of the present invention with relevant operation.On the other hand, transistor switch T1～T9 can be metal oxide semiconductor transistor (metal-oxide-semiconductor, MOS) switch, or the element of tool similar functions.
Please refer to Fig. 6, Fig. 6 is the simplification block schematic diagram of a liquid crystal indicator 300 among the present invention.Fig. 6 has only shown the part-structure of liquid crystal indicator 300, comprises bidirectional shift register 310, a time clock generator 320 and a power supply unit 330 of many gate lines G L (1)～GL (N), a M phase place.Gate generator 320 can provide bidirectional shift register 310 operations required initial pulse signal VST and clock pulse signal CK1～CKM, and power supply unit 330 can provide bidirectional shift register 310 operations required voltage.
Please refer to Fig. 7 a and Fig. 7 b, Fig. 7 a and Fig. 7 b be a n level shifting deposit unit SR (n) in the liquid crystal indicator 300 of the present invention synoptic diagram (n between 1 and N between integer).In the embodiment shown in Fig. 7 a and the 7b, shifting deposit unit SR (n) comprises an output terminal OUT (n), an end points Q (n), one and promotes circuit 10, one first input circuit 26, one second input circuit 27, one first pull-down circuit 31, one second pull-down circuit 32, and one the 3rd pull-down circuit 40.Shifting deposit unit SR (n) can be in its output terminal OUT (n) output gate drive signal GS (n) to gate lines G L (n).
The first input circuit 26 comprises transistor switch T1 and T2: the first end of transistor switch T1 is coupled to the output terminal of (n-1) level shifting deposit unit SR (n-1), and the second end is coupled to end points Q (n); The control end of transistor switch T2 is coupled to the end points Q (n-1) of (n-1) level shifting deposit unit SR (n-1), and first end is coupled to one first control signal, and the second end is coupled to the control end of transistor switch T1.The second input circuit 27 comprises transistor switch T3 and T4: the first end of transistor switch T3 is coupled to the output terminal of (n+1) level shifting deposit unit SR (n+1), and the second end utmost point is coupled to end points Q (n); The control end of transistor switch T4 is coupled to the end points Q (n+1) of (n+1) level shifting deposit unit SR (n+1), and first end is coupled to one second control signal, and the second end is coupled to the control end of transistor switch T3.
The first pull-down circuit 31 comprises transistor switch T5 and T6: the first end of transistor switch T5 is coupled to end points Q (n), and the second end is coupled to power supply unit 330 to receive a bias voltage VSS1, and wherein the value of bias voltage VSS1 is lower than the forward voltage of transistor switch T9; The control end of transistor switch T6 is coupled to the output terminal of (n+1) level shifting deposit unit SR (n+1), and first end is coupled to the control end of transistor switch T5, and the second end is coupled to the first control signal.The second pull-down circuit 32 comprises transistor switch T7 and T8: the first end of transistor switch T7 is coupled to end points Q (n), and the second end is coupled to power supply unit 330 to receive a bias voltage VSS2, and wherein the value of bias voltage VSS2 is lower than the forward voltage of transistor switch T9; The control end of transistor switch T8 is coupled to the output terminal of (n-1) level shifting deposit unit SR (n-1), and first end is coupled to the control end of transistor switch T7, and the second end is coupled to the second control signal.
Embodiment when Fig. 7 a is depicted as liquid crystal indicator 300 and moves under the forward scan pattern, this moment, the first control signal can be the clock pulse signal CK2 that gate generator 320 provides, and the second control signal can be the bias voltage VSS that power supply unit 330 provides.Embodiment when Fig. 7 b is depicted as liquid crystal indicator 300 and moves under the reverse scan pattern, this moment, the first control signal can be the bias voltage VSS that power supply unit 330 provides, and the second control signal can be the clock pulse signal CK2 that gate generator 320 provides, and wherein the value of bias voltage VSS is lower than the forward voltage of transistor switch T1, T3, T5 and T7.
Please refer to Fig. 8 a and Fig. 8 b, Fig. 8 a is the sequential chart of liquid crystal indicator 300 of the present invention when moving under the forward scan pattern, and the sequential chart that Fig. 8 b is liquid crystal indicator 300 of the present invention when moving under the reverse scan pattern.Fig. 8 a and Fig. 8 b have shown gate drive signal GS (n-2)～GS (n+2), clock pulse signal CK1～CK2, and the current potential of end points Q (n-2)～Q (n+2).The output cycle of gate drive signal GS (n-2)～GS (n+2) (tool activation current potential during) is respectively by T
N-2～T
N+2Represent, and shifting deposit unit SR (n-2)～SR (n+2) moves according to clock pulse signal CK1, CK2, CK1, CK2 and CK1 respectively.
When moving under the forward scan pattern shown in Fig. 8 a, liquid crystal indicator 300 is sequentially exported gate drive signal GS (1)～GS (N) to corresponding gate lines G L (1)～GL (N) by shifting deposit unit SR (1)～SR (N).In (n-1) level output cycle T
N-1The time, clock pulse signal CK2, end points Q (n-1) and gate drive signal GS (n-1) tool activation current potential, transistor switch T1 and T2 in the first input circuit 26 of n level shifting deposit unit SR (n) can be switched on, and then the current potential of end points Q (n) drawn high current potential to gate drive signal GS (n-1) with turn-on transistor switch T9, because clock pulse signal CK1 maintains the decapacitation current potential at this moment, so n level gate drive signal GS (n) and no-output; In n level output cycle T
nThe time, clock pulse signal CK1 can switch to the activation current potential and the transistor switch T9 by conducting is sent to output terminal OUT (n), and the n level gate drive signal GS (n) of the exportable tool activation of shifting deposit unit SR (n) this moment current potential is to gate lines G L (n); In (n+1) level output cycle T
N+1The time, clock pulse signal CK2 and gate drive signal GS (n+1) tool activation current potential, transistor switch T5 and T6 in the first pull-down circuit 31 of n level shifting deposit unit SR (n) can be switched on, and then end points Q (n) is pulled low to bias voltage VSS1 closing transistor switch T9, therefore this moment n level gate drive signal GS (n) and no-output.Because the value of bias voltage VSS is lower than the forward voltage of transistor switch T3 and T7, therefore when liquid crystal indicator 300 moved under the forward scan pattern, the second input circuit 27 and the second pull-down circuit 32 were for closing.
When moving under the reverse scan pattern shown in Fig. 8 b, liquid crystal indicator 300 is sequentially exported gate drive signal GS (N)～GS (1) to corresponding gate lines G L (N)～GL (1) by shifting deposit unit SR (N)～SR (1).In (n+1) level output cycle T
N+1The time, clock pulse signal CK2, end points Q (n+1) and gate drive signal GS (n+1) tool activation current potential, transistor switch T3 and T4 in the second input circuit 27 of n level shifting deposit unit SR (n) can be switched on, and then the current potential of end points Q (n) drawn high current potential to gate drive signal GS (n+1) with turn-on transistor switch T9, because clock pulse signal CK1 maintains the decapacitation current potential at this moment, so n level gate drive signal GS (n) and no-output; In n level output cycle T
nThe time, clock pulse signal CK1 can switch to the activation current potential and the transistor switch T9 by conducting is sent to output terminal OUT (n), and the n level gate drive signal GS (n) of the exportable tool activation of shifting deposit unit SR (n) this moment current potential is to gate lines G L (n); In (n-1) level output cycle T
N-1The time, clock pulse signal CK2 and gate drive signal GS (n-1) tool activation current potential, transistor switch T7 and T8 in the second pull-down circuit 32 of n level shifting deposit unit SR (n) can be switched on, and then end points Q (n) is pulled low to bias voltage VSS2 closing transistor switch T9, therefore this moment n level gate drive signal GS (n) and no-output.Because the value of bias voltage VSS is lower than the forward voltage of transistor switch T1 and T5, therefore when liquid crystal indicator 300 moved under the reverse scan pattern, the first input circuit 26 and the first pull-down circuit 31 were for closing.
In liquid crystal indicator 300 of the present invention, the first input circuit 26 and the second input circuit 27 are symmetrical structure, and the first pull-down circuit 31 and the second pull-down circuit 32 are symmetrical structure.Therefore, by switching the first and second control signals, liquid crystal indicator 300 all can normally move under forward scan pattern and reverse scan pattern.Simultaneously, the 3rd pull-down circuit 40 is used for regulated output voltage, it can adopt the different circuit of knowing technology in the association area, only be an example (wherein the current potential of bias voltage VDD is the activation current potential of clock pulse signal CK1～CK2) wherein shown in Fig. 7 a and Fig. 7 b, the structure of the 3rd pull-down circuit 40 does not affect category of the present invention with relevant operation.On the other hand, transistor switch T1～T9 can be the MOS switch, or the element of tool similar functions.
Shift register of the present invention adopts input circuit and the pull-down circuit of tool symmetrical structure, and liquid crystal indicator all can normally be moved under forward scan pattern and reverse scan pattern, therefore can provide flexible type of drive.
The above only is the preferred embodiments of the present invention, and all equalizations of doing according to claim of the present invention change and modify, and all should belong to covering scope of the present invention.
Claims (12)
1. bidirectional shift register, it comprises the multi-stage serial connection shifting deposit unit, wherein:
One (n-1) level shifting deposit unit provides one (n-1) level output voltage according to one first clock pulse signal and one (n-1) level input voltage in the described multi-stage serial connection shifting deposit unit;
A n level shifting deposit unit provides a n level output voltage according to a second clock pulse signal and a n level input voltage in the described multi-stage serial connection shifting deposit unit;
One (n+1) level shifting deposit unit provides one (n+1) level output voltage according to one the 3rd clock pulse signal and one (n+1) level input voltage in the described multi-stage serial connection shifting deposit unit; And
This n level shifting deposit unit comprises:
One output terminal is used for exporting this n level output voltage;
One n level node;
One promotes circuit, and its current potential according to this second clock pulse signal and this n level node provides this n level output voltage;
One input circuit, be used for receiving this (n-1) level output voltage and this (n+1) level output voltage, and when forward scan with this (n-1) level output voltage as this n level input voltage, when reverse scan with this (n+1) level output voltage as this n level input voltage, and come this lifting circuit of conducting according to this (n-1) level output voltage and this (n+1) level output voltage; And
One pull-down circuit, it closes this lifting circuit according to one first voltage that a rear class shifting deposit unit in the described multi-stage serial connection shifting deposit unit transmits when forward scan, and a second voltage that transmits according to a prime shifting deposit unit in the described multi-stage serial connection shifting deposit unit when reverse scan is closed this lifting circuit
Wherein this input circuit comprises:
One first switch, it comprises:
One first end is used for receiving this (n-1) level output voltage;
One second end is coupled to this n level node; And
One control end;
One second switch, it comprises:
One first end is used for receiving this (n+1) level output voltage;
One second end is coupled to this n level node; And
One control end;
One the 3rd switch, it comprises;
One first end is used for receiving this first clock pulse signal;
One second end is coupled to the control end of this first switch; And
One control end is coupled to one (n-1) level node in this (n-1) level shifting deposit unit; And
One the 4th switch, it comprises:
One first end is used for receiving the 3rd clock pulse signal;
One second end is coupled to the control end of this second switch; And
One control end is coupled to one (n+1) level node in this (n+1) level shifting deposit unit.
2. shift register as claimed in claim 1, wherein this pull-down circuit comprises:
One the 5th switch, it comprises:
One first end is coupled to this n level node;
One second end is coupled to one the 3rd bias voltage, and wherein the current potential of the 3rd bias voltage is lower than the conducting current potential of this lifting circuit; And
One control end is used for receiving this first voltage; And
One the 6th switch, it comprises:
One first end is coupled to this n level node;
One second end is coupled to one the 4th bias voltage, and wherein the current potential of the 4th bias voltage is lower than the conducting current potential of this lifting circuit; And
One control end is used for receiving this second voltage.
3. shift register as claimed in claim 2, wherein said multi-stage serial connection shifting deposit unit also comprises:
One (n-2) level shifting deposit unit, it provides one (n-2) level output voltage with as this second voltage according to one the 4th clock pulse signal; And
One (n+2) level shifting deposit unit, it provides one (n+2) level output voltage with as this first voltage according to one the 5th clock pulse signal;
Wherein this first to the 5th clock pulse signal switches between an activation current potential and a decapacitation current potential with a predetermined period respectively, and in this first to the 3rd clock pulse signal this activation current potential of time clock signal tool is only arranged at one time.
4. shift register as claimed in claim 3, wherein this is first identical with the 5th clock pulse signal, and this third and fourth clock pulse signal is identical.
5. shift register as claimed in claim 1, wherein this lifting circuit comprises:
One the 9th switch, it comprises:
One first end is used for receiving this second clock pulse signal;
One second end is coupled to this output terminal; And
One control end is coupled to this n level node.
6. bidirectional shift register, it comprises the multi-stage serial connection shifting deposit unit, wherein:
One (n-1) level shifting deposit unit provides one (n-1) level output voltage according to one first clock pulse signal and one (n-1) level input voltage in the described multi-stage serial connection shifting deposit unit;
A n level shifting deposit unit provides a n level output voltage according to a second clock pulse signal and a n level input voltage in the described multi-stage serial connection shifting deposit unit;
One (n+1) level shifting deposit unit provides one (n+1) level output voltage according to one the 3rd clock pulse signal and one (n+1) level input voltage in the described multi-stage serial connection shifting deposit unit; And
This n level shifting deposit unit comprises:
One output terminal is used for exporting this n level output voltage;
One n level node;
One promotes circuit, and its current potential according to this second clock pulse signal and this n level node provides this n level output voltage;
One input circuit, be used for receiving this (n-1) level output voltage and this (n+1) level output voltage, and when forward scan with this (n-1) level output voltage as this n level input voltage, when reverse scan with this (n+1) level output voltage as this n level input voltage, and come this lifting circuit of conducting according to this (n-1) level output voltage and this (n+1) level output voltage; And
One pull-down circuit, it closes this lifting circuit according to one first voltage that a rear class shifting deposit unit in the described multi-stage serial connection shifting deposit unit transmits when forward scan, and a second voltage that transmits according to a prime shifting deposit unit in the described multi-stage serial connection shifting deposit unit when reverse scan is closed this lifting circuit
This bidirectional shift register also moves under a first mode or one second pattern according to one first control signal and one second control signal, drive described multi-stage serial connection shifting deposit unit in the forward scan mode when wherein this shifting deposit unit moves under this first mode, drive described multi-stage serial connection shifting deposit unit in the reverse scan mode when under this second pattern, moving, and
This input circuit of this n level shifting deposit unit comprises:
One first input circuit, it comes this lifting circuit of conducting according to this (n-1) level output voltage and this first control signal under this first mode, and moves according to this (n-1) level output voltage and this second control signal under this second pattern; And
One second input circuit, it comes this lifting circuit of conducting according to this (n+1) level output voltage and this first control signal under this second pattern, and moves according to this (n+1) level output voltage and this second control signal under this first mode; And
This pull-down circuit of this n level shifting deposit unit comprises:
One first pull-down circuit, it closes this lifting circuit according to this (n+1) level output voltage and this first control signal under this first mode, and moves according to this (n+1) level output voltage and this second control signal under this second pattern; And
One second pull-down circuit, it closes this lifting circuit according to this (n-1) level output voltage and this first control signal under this second pattern, and moves according to this (n-1) level output voltage and this second control signal under this first mode.
7. shift register as claimed in claim 6, wherein:
This first input circuit comprises:
One first switch, it comprises:
One first end is used for receiving this (n-1) level output voltage;
One second end is coupled to this n level node; And
One control end;
One second switch, it comprises;
One first end is used for receiving this first control signal;
One second end is coupled to the control end of this first switch; And
One control end is coupled to one (n-1) level node in this (n-1) level shifting deposit unit; And
This second input circuit comprises:
One the 3rd switch, it comprises:
One first end is used for receiving this (n+1) level output voltage;
One second end is coupled to this n level node; And
One control end; And
One the 4th switch, it comprises;
One first end is used for receiving this second control signal;
One second end is coupled to the control end of the 3rd switch; And
One control end is coupled to one (n+1) level node in this (n+1) level shifting deposit unit.
8. shift register as claimed in claim 7, wherein:
This first pull-down circuit comprises:
One the 5th switch, it comprises:
One first end is coupled to this n level node;
One second end is coupled to one first bias voltage, and wherein the current potential of this first bias voltage is lower than the conducting current potential of this lifting circuit; And
One control end;
One the 6th switch, it comprises:
One first end is coupled to the control end of the 5th switch;
One second end is used for receiving this first control signal; And
One control end is used for receiving this first voltage; And
This second pull-down circuit comprises:
One minion is closed, and it comprises:
One first end is coupled to this n level node;
One second end is coupled to one second bias voltage, and wherein the current potential of this second bias voltage is lower than the conducting current potential of this lifting circuit; And
One control end; And
One the 8th switch, it comprises:
One first end is coupled to the control end that this minion is closed;
One second end is used for receiving this second control signal; And
One control end is used for receiving this second voltage.
9. shift register as claimed in claim 8, wherein the current potential of this first control signal is higher than the conducting current potential that this first switch, the 3rd switch, the 5th switch and this minion are closed, and the current potential of this second control signal is lower than the conducting current potential that this first switch, the 3rd switch, the 5th switch and this minion are closed.
10. shift register as claimed in claim 8, wherein this (n+1) level shifting deposit unit provides this (n+1) level output voltage with as this first voltage according to the 3rd clock pulse signal, this (n-1) level shifting deposit unit provides this (n-1) level output voltage with as this second voltage according to this first clock pulse signal, this first to the 3rd clock pulse signal switches between an activation current potential and a decapacitation current potential with a predetermined period respectively, and this activation current potential of time clock signal tool is only arranged in this first and second clock pulse signal at one time, and in this second and the 3rd clock pulse signal this activation current potential of time clock signal tool is only arranged at one time.
11. shift register as claimed in claim 10, wherein this is first identical with the 3rd clock pulse signal.
12. shift register as claimed in claim 6, wherein this lifting circuit comprises:
One the 9th switch, it comprises:
One first end is used for receiving this second clock pulse signal;
One second end is coupled to this output terminal; And
One control end is coupled to this n level node.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN 201010246716 CN101937718B (en) | 2010-08-04 | 2010-08-04 | Bidirectional shift register |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN 201010246716 CN101937718B (en) | 2010-08-04 | 2010-08-04 | Bidirectional shift register |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN101937718A CN101937718A (en) | 2011-01-05 |
| CN101937718B true CN101937718B (en) | 2013-02-13 |
Family
ID=43390995
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN 201010246716 Active CN101937718B (en) | 2010-08-04 | 2010-08-04 | Bidirectional shift register |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN101937718B (en) |
Families Citing this family (22)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102629444B (en) * | 2011-08-22 | 2014-06-25 | 北京京东方光电科技有限公司 | Circuit of gate drive on array, shift register and display screen |
| TWI462475B (en) * | 2011-12-29 | 2014-11-21 | Au Optronics Corp | Bidirectional shift register and driving method thereof |
| CN102682727B (en) * | 2012-03-09 | 2014-09-03 | 北京京东方光电科技有限公司 | Shift register unit, shift register circuit, array substrate and display device |
| CN102867477B (en) * | 2012-09-27 | 2015-11-11 | 昆山工研院新型平板显示技术中心有限公司 | The gated sweep shift register of bi-directional drive can be realized |
| CN104050935B (en) * | 2013-03-11 | 2016-12-28 | 瀚宇彩晶股份有限公司 | Shift register, bi-directional shift apparatus for temporary storage and apply its display panels |
| CN104715707A (en) * | 2013-12-17 | 2015-06-17 | 群创光电股份有限公司 | Display panel |
| CN104157260B (en) * | 2014-09-10 | 2016-09-28 | 深圳市华星光电技术有限公司 | Gate driver circuit based on IGZO processing procedure |
| CN104282255B (en) * | 2014-09-25 | 2016-09-28 | 京东方科技集团股份有限公司 | Shift register, gate driver circuit and driving method thereof, display device |
| KR20160072337A (en) * | 2014-12-12 | 2016-06-23 | 삼성디스플레이 주식회사 | Display device |
| CN104658506B (en) * | 2015-03-18 | 2018-01-30 | 合肥京东方光电科技有限公司 | Shift register, gate driving circuit and its driving method, display panel |
| CN106098011A (en) * | 2016-08-17 | 2016-11-09 | 京东方科技集团股份有限公司 | Bilateral scanning GOA unit, driving method and GOA circuit |
| CN106297636B (en) * | 2016-09-12 | 2018-05-11 | 武汉华星光电技术有限公司 | Flat display apparatus and its scan drive circuit |
| TWI602168B (en) * | 2016-11-28 | 2017-10-11 | 友達光電股份有限公司 | Shift register and timimg control method thereof |
| CN106531047B (en) * | 2016-11-28 | 2019-06-07 | 京东方科技集团股份有限公司 | Signal reversal block, shifting deposit unit, shift register and display device |
| WO2018107440A1 (en) * | 2016-12-15 | 2018-06-21 | 深圳市柔宇科技有限公司 | Goa circuit, array substrate, and display device |
| CN106710546B (en) * | 2016-12-27 | 2019-05-07 | 武汉华星光电技术有限公司 | Gate driving circuit and display device |
| CN106601169B (en) * | 2016-12-29 | 2019-08-02 | 南京华东电子信息科技股份有限公司 | Bilateral scanning gate driving circuit |
| CN107123405A (en) * | 2017-06-01 | 2017-09-01 | 深圳市华星光电技术有限公司 | Bidirectional shift register unit, bidirectional shift register and display panel |
| CN107507591B (en) | 2017-09-04 | 2019-03-15 | 深圳市华星光电半导体显示技术有限公司 | A kind of scan drive circuit and liquid crystal display |
| CN108831395B (en) * | 2018-07-17 | 2020-09-04 | 惠科股份有限公司 | Display device and shift register circuit |
| CN110223623B (en) * | 2019-06-18 | 2022-12-16 | 京东方科技集团股份有限公司 | Gate driving unit and control method thereof, gate driving circuit and display device |
| CN111179871B (en) | 2020-02-12 | 2021-01-15 | 武汉华星光电技术有限公司 | GOA circuit and display panel thereof |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1240043A (en) * | 1996-12-09 | 1999-12-29 | 汤姆森多媒体公司 | Bi-directional shift register |
| CN101261881A (en) * | 2007-03-05 | 2008-09-10 | 三菱电机株式会社 | Shift register circuit and image display apparatus containing the same |
| JP2009134845A (en) * | 2007-11-06 | 2009-06-18 | Nec Lcd Technologies Ltd | Bidirectional shift register and display device using same |
Family Cites Families (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR101192777B1 (en) * | 2005-12-02 | 2012-10-18 | 엘지디스플레이 주식회사 | A shift register |
-
2010
- 2010-08-04 CN CN 201010246716 patent/CN101937718B/en active Active
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1240043A (en) * | 1996-12-09 | 1999-12-29 | 汤姆森多媒体公司 | Bi-directional shift register |
| CN101261881A (en) * | 2007-03-05 | 2008-09-10 | 三菱电机株式会社 | Shift register circuit and image display apparatus containing the same |
| JP2009134845A (en) * | 2007-11-06 | 2009-06-18 | Nec Lcd Technologies Ltd | Bidirectional shift register and display device using same |
Also Published As
| Publication number | Publication date |
|---|---|
| CN101937718A (en) | 2011-01-05 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN101937718B (en) | Bidirectional shift register | |
| CN108288460B (en) | Shifting register, driving method thereof and grid driving circuit | |
| CN102956213B (en) | Shifting register unit and array substrate gird driving device | |
| TWI433459B (en) | Bi-directional shift register | |
| CN101552040B (en) | Shift register of LCD | |
| CN102629444B (en) | Circuit of gate drive on array, shift register and display screen | |
| CN110111831B (en) | Shift register, grid drive circuit and display device | |
| CN107633834B (en) | Shift register unit, driving method thereof, grid driving circuit and display device | |
| JP6181850B2 (en) | Shift register unit and display device | |
| CN101609719B (en) | Shift register of display device | |
| US11037502B2 (en) | Shift register and driving method thereof, gate driving circuit, array substrate, and display device | |
| CN101504829B (en) | Liquid crystal display apparatus having bi-directional voltage stabilizing function and shift register | |
| CN107564459B (en) | Shift register unit, grid driving circuit, display device and driving method | |
| CN101510443A (en) | Shift register capable of reducing coupling effect | |
| CN103971628A (en) | Shift register unit, gate driving circuit and display device | |
| CN112652271B (en) | Shift register, display panel and display device | |
| CN104867438A (en) | Shift register unit and driving method thereof, shift register and display device | |
| CN101593561B (en) | Liquid crystal display | |
| CN108564912B (en) | Shift register circuit, driving method and display device | |
| CN112216249B (en) | Grid driving circuit and display device | |
| US11676524B2 (en) | Shift register, gate driving circuit and display panel | |
| CN105551422A (en) | Shift register, gate drive circuit and display panel | |
| CN108320692B (en) | Shifting register unit, driving method, grid driving circuit and display panel | |
| CN103151013B (en) | Gate driver circuit | |
| CN110689839B (en) | Shifting register unit, driving method, grid driving circuit and display device |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant |