CN101889401B - 优化的维特比解码器和全球导航卫星系统接收器 - Google Patents

优化的维特比解码器和全球导航卫星系统接收器 Download PDF

Info

Publication number
CN101889401B
CN101889401B CN200880119377.1A CN200880119377A CN101889401B CN 101889401 B CN101889401 B CN 101889401B CN 200880119377 A CN200880119377 A CN 200880119377A CN 101889401 B CN101889401 B CN 101889401B
Authority
CN
China
Prior art keywords
cost
state
symbol
register
bit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CN200880119377.1A
Other languages
English (en)
Chinese (zh)
Other versions
CN101889401A (zh
Inventor
菲尔·扬
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Qualcomm Inc
Original Assignee
Qualcomm Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Qualcomm Inc filed Critical Qualcomm Inc
Priority to CN201410714995.8A priority Critical patent/CN104601181B/zh
Publication of CN101889401A publication Critical patent/CN101889401A/zh
Application granted granted Critical
Publication of CN101889401B publication Critical patent/CN101889401B/zh
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/37—Decoding methods or techniques, not specific to the particular type of coding provided for in groups H03M13/03 - H03M13/35
    • H03M13/39—Sequence estimation, i.e. using statistical methods for the reconstruction of the original codes
    • H03M13/41—Sequence estimation, i.e. using statistical methods for the reconstruction of the original codes using the Viterbi algorithm or Viterbi processors
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/37—Decoding methods or techniques, not specific to the particular type of coding provided for in groups H03M13/03 - H03M13/35
    • H03M13/39—Sequence estimation, i.e. using statistical methods for the reconstruction of the original codes
    • H03M13/41—Sequence estimation, i.e. using statistical methods for the reconstruction of the original codes using the Viterbi algorithm or Viterbi processors
    • H03M13/4107—Sequence estimation, i.e. using statistical methods for the reconstruction of the original codes using the Viterbi algorithm or Viterbi processors implementing add, compare, select [ACS] operations
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/37—Decoding methods or techniques, not specific to the particular type of coding provided for in groups H03M13/03 - H03M13/35
    • H03M13/39—Sequence estimation, i.e. using statistical methods for the reconstruction of the original codes
    • H03M13/41—Sequence estimation, i.e. using statistical methods for the reconstruction of the original codes using the Viterbi algorithm or Viterbi processors
    • H03M13/4161—Sequence estimation, i.e. using statistical methods for the reconstruction of the original codes using the Viterbi algorithm or Viterbi processors implementing path management
    • H03M13/4169—Sequence estimation, i.e. using statistical methods for the reconstruction of the original codes using the Viterbi algorithm or Viterbi processors implementing path management using traceback
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/65—Purpose and implementation aspects
    • H03M13/6561—Parallelized implementations
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/65—Purpose and implementation aspects
    • H03M13/6569—Implementation on processors, e.g. DSPs, or software implementations
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/65—Purpose and implementation aspects
    • H03M13/6577—Representation or format of variables, register sizes or word-lengths and quantization
    • H03M13/6583—Normalization other than scaling, e.g. by subtraction

Landscapes

  • Physics & Mathematics (AREA)
  • Probability & Statistics with Applications (AREA)
  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Error Detection And Correction (AREA)
CN200880119377.1A 2007-10-26 2008-10-27 优化的维特比解码器和全球导航卫星系统接收器 Expired - Fee Related CN101889401B (zh)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201410714995.8A CN104601181B (zh) 2007-10-26 2008-10-27 优化的维特比解码器和全球导航卫星系统接收器

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
EP07119378 2007-10-26
EP07119378.3 2007-10-26
PCT/EP2008/064530 WO2009053490A2 (en) 2007-10-26 2008-10-27 Optimized viterbi decoder and gnss receiver

Related Child Applications (1)

Application Number Title Priority Date Filing Date
CN201410714995.8A Division CN104601181B (zh) 2007-10-26 2008-10-27 优化的维特比解码器和全球导航卫星系统接收器

Publications (2)

Publication Number Publication Date
CN101889401A CN101889401A (zh) 2010-11-17
CN101889401B true CN101889401B (zh) 2014-12-31

Family

ID=40580136

Family Applications (2)

Application Number Title Priority Date Filing Date
CN200880119377.1A Expired - Fee Related CN101889401B (zh) 2007-10-26 2008-10-27 优化的维特比解码器和全球导航卫星系统接收器
CN201410714995.8A Expired - Fee Related CN104601181B (zh) 2007-10-26 2008-10-27 优化的维特比解码器和全球导航卫星系统接收器

Family Applications After (1)

Application Number Title Priority Date Filing Date
CN201410714995.8A Expired - Fee Related CN104601181B (zh) 2007-10-26 2008-10-27 优化的维特比解码器和全球导航卫星系统接收器

Country Status (6)

Country Link
US (1) US8621335B2 (enExample)
EP (1) EP2220771A2 (enExample)
JP (2) JP5502739B2 (enExample)
KR (5) KR101467467B1 (enExample)
CN (2) CN101889401B (enExample)
WO (1) WO2009053490A2 (enExample)

Families Citing this family (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8270405B2 (en) 2009-06-30 2012-09-18 Intel Corporation Multicast support on a switch for PCIe endpoint devices
US8694878B2 (en) * 2011-06-15 2014-04-08 Texas Instruments Incorporated Processor instructions to accelerate Viterbi decoding
US9153990B2 (en) 2012-11-30 2015-10-06 Tesla Motors, Inc. Steady state detection of an exceptional charge event in a series connected battery element
US9529048B2 (en) 2012-11-30 2016-12-27 Tesla Motors, Inc. Transient detection of an exceptional charge event in a series connected battery element
US10496407B2 (en) * 2017-12-21 2019-12-03 Intel Corporation Apparatus and method for adding packed data elements with rotation and halving
CN109993272B (zh) * 2017-12-29 2019-12-06 北京中科寒武纪科技有限公司 卷积及降采样运算单元、神经网络运算单元和现场可编程门阵列集成电路
GB202006748D0 (en) 2020-05-07 2020-06-24 Qinetiq Ltd Decoder for a receiver
KR102418617B1 (ko) 2020-10-13 2022-07-07 서울대학교산학협력단 염기 비율과 연속적 발생을 제한하는 dna 저장 부호화 방법, 프로그램 및 장치
EP4109138A1 (en) 2021-06-21 2022-12-28 Electronics and Telecommunications Research Institute Method and apparatus for transmitting and receiving characteristic information of gnss subframe
CN115499093B (zh) * 2022-08-01 2024-05-24 北京北方联星科技有限公司 一种基于fec编码的sbas信号非译码帧同步方法
CN117749199A (zh) * 2024-02-20 2024-03-22 北京凯芯微科技有限公司 一种导航电文译码单元及方法

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6029267A (en) * 1997-11-25 2000-02-22 Lucent Technologies Inc. Single-cycle, soft decision, compare-select operation using dual-add processor
US6272188B1 (en) * 1997-11-24 2001-08-07 Agere Systems Guardian Corp. Single-cycle accelerator for extremun state search
CN1957533A (zh) * 2004-05-27 2007-05-02 松下电器产业株式会社 维特比译码装置以及维特比译码方法

Family Cites Families (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH09232973A (ja) * 1996-02-28 1997-09-05 Sony Corp ビタビ復号器
US6301314B1 (en) 1996-10-24 2001-10-09 Sony Corporation Viterbi decoding apparatus and viterbi decoding method
JP3660361B2 (ja) * 1997-10-31 2005-06-15 エイ ティ アンド ティ ワイヤレス サービス インコーポレイテッド 無線機器のための連結された空間符号の簡単な最尤検出
US5912908A (en) * 1997-11-21 1999-06-15 Lucent Technologies Inc. Method of efficient branch metric computation for a Viterbi convolutional decoder
JPH11196007A (ja) * 1997-12-25 1999-07-21 Matsushita Electric Ind Co Ltd ビタビ復号器
US6256505B1 (en) * 1998-05-28 2001-07-03 Ericsson Lnc. GSM transceiver unit equipped for time of arrival measurements
JP3419680B2 (ja) * 1998-06-02 2003-06-23 三菱電機株式会社 ビタビ復号装置
JP2001060881A (ja) * 1999-08-20 2001-03-06 Fujitsu Ltd パスメトリック正規化装置
US6560749B1 (en) * 2000-01-28 2003-05-06 Nec Electronics, Inc. Apparatus and method for implementing a decoder for convolutionally encoded symbols
DE10010238C2 (de) * 2000-03-02 2003-12-18 Infineon Technologies Ag Verfahren zum Speichern von Pfadmetriken in einem Viterbi-Decodierer
US6788750B1 (en) * 2000-09-22 2004-09-07 Tioga Technologies Inc. Trellis-based decoder with state and path purging
JP3984790B2 (ja) * 2001-01-15 2007-10-03 日本電気株式会社 ビタビ復号処理装置
US6633856B2 (en) * 2001-06-15 2003-10-14 Flarion Technologies, Inc. Methods and apparatus for decoding LDPC codes
US7661059B2 (en) * 2001-08-06 2010-02-09 Analog Devices, Inc. High performance turbo and Viterbi channel decoding in digital signal processors
US7043682B1 (en) * 2002-02-05 2006-05-09 Arc International Method and apparatus for implementing decode operations in a data processor
JP2003258650A (ja) * 2002-03-06 2003-09-12 Hitachi Kokusai Electric Inc 最尤復号器
US7248637B2 (en) * 2003-06-11 2007-07-24 Advanced Micro Devices, Inc. Viterbi decoder utilizing partial backtracing
JP4530345B2 (ja) * 2004-07-22 2010-08-25 株式会社アドバンテスト ビタビ復号装置、方法、プログラム、記録媒体

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6272188B1 (en) * 1997-11-24 2001-08-07 Agere Systems Guardian Corp. Single-cycle accelerator for extremun state search
US6029267A (en) * 1997-11-25 2000-02-22 Lucent Technologies Inc. Single-cycle, soft decision, compare-select operation using dual-add processor
CN1957533A (zh) * 2004-05-27 2007-05-02 松下电器产业株式会社 维特比译码装置以及维特比译码方法

Also Published As

Publication number Publication date
JP2013138452A (ja) 2013-07-11
KR20130124413A (ko) 2013-11-13
EP2220771A2 (en) 2010-08-25
CN104601181A (zh) 2015-05-06
KR20120023143A (ko) 2012-03-12
US8621335B2 (en) 2013-12-31
CN101889401A (zh) 2010-11-17
WO2009053490A3 (en) 2009-09-24
JP5502739B2 (ja) 2014-05-28
KR101129064B1 (ko) 2012-03-23
US20100299583A1 (en) 2010-11-25
KR20120120448A (ko) 2012-11-01
KR101467467B1 (ko) 2014-12-02
WO2009053490A2 (en) 2009-04-30
KR20100085131A (ko) 2010-07-28
KR101127333B1 (ko) 2012-03-29
JP2011501596A (ja) 2011-01-06
JP5694398B2 (ja) 2015-04-01
CN104601181B (zh) 2017-12-22
KR20120014065A (ko) 2012-02-15
WO2009053490A9 (en) 2011-03-10

Similar Documents

Publication Publication Date Title
CN101889401B (zh) 优化的维特比解码器和全球导航卫星系统接收器
US7962733B2 (en) Branch prediction mechanisms using multiple hash functions
KR101651911B1 (ko) 수축 압축을 위한 고속의 고도로 압축된 lz77 토큰화 및 허프만 인코딩을 위한 병렬 장치
CN101916180B (zh) Risc处理器中执行寄存器类型指令的方法和其系统
ES2351163T3 (es) Supresión de la actualización de un registro del histórico de ramificaciones por ramificaciones de fin de bucle.
CN101878467B (zh) 用于跨越指令高速缓冲存储器线的指令的预解码修复高速缓冲存储器
US20030123579A1 (en) Viterbi convolutional coding method and apparatus
US10162635B2 (en) Confidence-driven selective predication of processor instructions
CN107810486B (zh) 锁定用于原子地执行的指令组的操作数的值
US10409599B2 (en) Decoding information about a group of instructions including a size of the group of instructions
US20140189330A1 (en) Optional branches
US6816962B2 (en) Re-encoding illegal OP codes into a single illegal OP code to accommodate the extra bits associated with pre-decoded instructions
EP3314404B1 (en) Processing header to interpret information regarding a group of instructions
US9021238B2 (en) System for accessing a register file using an address retrieved from the register file
Ahmad et al. Accelerating Viterbi Algorithm using Custom Instruction Approach
Lim Separating instruction fetches from memory accesses: Ilar (instruction line associative registers)

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20141231

Termination date: 20181027

CF01 Termination of patent right due to non-payment of annual fee