CN101874272B - 用于提高电子电路中成品率的方法和设备 - Google Patents
用于提高电子电路中成品率的方法和设备 Download PDFInfo
- Publication number
- CN101874272B CN101874272B CN2008801175383A CN200880117538A CN101874272B CN 101874272 B CN101874272 B CN 101874272B CN 2008801175383 A CN2008801175383 A CN 2008801175383A CN 200880117538 A CN200880117538 A CN 200880117538A CN 101874272 B CN101874272 B CN 101874272B
- Authority
- CN
- China
- Prior art keywords
- circuit
- voltage level
- weak
- memory
- partition
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/06—Auxiliary circuits, e.g. for writing into memory
- G11C16/30—Power supply circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C5/00—Details of stores covered by group G11C11/00
- G11C5/06—Arrangements for interconnecting storage elements electrically, e.g. by wiring
- G11C5/063—Voltage and signal distribution in integrated semi-conductor memory access lines, e.g. word-line, bit-line, cross-over resistance, propagation delay
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C5/00—Details of stores covered by group G11C11/00
- G11C5/14—Power supply arrangements, e.g. power down, chip selection or deselection, layout of wirings or power grids, or multiple supply levels
- G11C5/147—Voltage reference generators, voltage or current regulators; Internally lowered supply levels; Compensation for voltage drops
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Semiconductor Integrated Circuits (AREA)
- Static Random-Access Memory (AREA)
- Power Sources (AREA)
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| PCT/US2008/052454 WO2009096957A1 (en) | 2008-01-30 | 2008-01-30 | Method and apparatus for increasing yeild in an electronic circuit |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN101874272A CN101874272A (zh) | 2010-10-27 |
| CN101874272B true CN101874272B (zh) | 2013-08-14 |
Family
ID=39705034
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN2008801175383A Expired - Fee Related CN101874272B (zh) | 2008-01-30 | 2008-01-30 | 用于提高电子电路中成品率的方法和设备 |
Country Status (7)
| Country | Link |
|---|---|
| US (1) | US7940594B2 (enExample) |
| EP (1) | EP2240936A1 (enExample) |
| JP (1) | JP2011511395A (enExample) |
| KR (1) | KR20100121475A (enExample) |
| CN (1) | CN101874272B (enExample) |
| TW (1) | TWI479500B (enExample) |
| WO (1) | WO2009096957A1 (enExample) |
Families Citing this family (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP2240936A1 (en) | 2008-01-30 | 2010-10-20 | Agere Systems, Inc. | Method and apparatus for increasing yeild in an electronic circuit |
| CN101682325B (zh) * | 2008-02-27 | 2013-06-05 | 松下电器产业株式会社 | 半导体集成电路以及包括该半导体集成电路的各种装置 |
| DE202009007395U1 (de) * | 2009-05-19 | 2009-08-20 | Balluff Gmbh | Stromversorgungs-Anschlussvorrichtung für ein parametrierbares elektrisches Gerät |
| CN102468650B (zh) | 2010-11-18 | 2015-07-08 | 英业达股份有限公司 | 多电源供电装置 |
| TWI492471B (zh) * | 2010-12-20 | 2015-07-11 | 英業達股份有限公司 | 多電源供電裝置 |
| US9786385B2 (en) * | 2015-03-02 | 2017-10-10 | Oracle International Corporation | Memory power selection using local voltage regulators |
| US10664035B2 (en) * | 2017-08-31 | 2020-05-26 | Qualcomm Incorporated | Reconfigurable power delivery networks |
Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1414563A (zh) * | 2001-10-23 | 2003-04-30 | 株式会社日立制作所 | 半导体器件 |
Family Cites Families (10)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH10214122A (ja) * | 1996-11-27 | 1998-08-11 | Yamaha Corp | 降圧回路および集積回路 |
| JPH10261946A (ja) | 1997-03-19 | 1998-09-29 | Mitsubishi Electric Corp | 半導体集積回路 |
| US20030076729A1 (en) * | 2001-10-24 | 2003-04-24 | Fetzer Eric S. | Method and apparatus for reducing average power and increasing cache performance by modulating power supplies |
| KR100488544B1 (ko) * | 2002-11-11 | 2005-05-11 | 삼성전자주식회사 | 반도체 메모리장치의 블록선택정보를 이용한 뱅크전압제어장치 및 그 제어방법 |
| US7456525B2 (en) * | 2004-07-09 | 2008-11-25 | Honeywell International Inc. | Multi-output power supply device for power sequencing |
| JP2006228277A (ja) * | 2005-02-15 | 2006-08-31 | Matsushita Electric Ind Co Ltd | 半導体記憶装置 |
| US7236396B2 (en) * | 2005-06-30 | 2007-06-26 | Texas Instruments Incorporated | Area efficient implementation of small blocks in an SRAM array |
| ITVA20060081A1 (it) * | 2006-12-22 | 2008-06-23 | St Microelectronics Srl | Riduzione del consumo da parte di un sistema elettronico integrato comprendente distinte risorse statiche ad accesso casuale di memorizzazione dati |
| JP2008251603A (ja) * | 2007-03-29 | 2008-10-16 | Toshiba Corp | 半導体集積回路 |
| EP2240936A1 (en) | 2008-01-30 | 2010-10-20 | Agere Systems, Inc. | Method and apparatus for increasing yeild in an electronic circuit |
-
2008
- 2008-01-30 EP EP08728555A patent/EP2240936A1/en not_active Withdrawn
- 2008-01-30 CN CN2008801175383A patent/CN101874272B/zh not_active Expired - Fee Related
- 2008-01-30 JP JP2010544941A patent/JP2011511395A/ja active Pending
- 2008-01-30 KR KR1020107017220A patent/KR20100121475A/ko not_active Ceased
- 2008-01-30 WO PCT/US2008/052454 patent/WO2009096957A1/en not_active Ceased
- 2008-01-30 US US12/295,518 patent/US7940594B2/en not_active Expired - Fee Related
- 2008-03-07 TW TW097108209A patent/TWI479500B/zh not_active IP Right Cessation
Patent Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1414563A (zh) * | 2001-10-23 | 2003-04-30 | 株式会社日立制作所 | 半导体器件 |
Also Published As
| Publication number | Publication date |
|---|---|
| TWI479500B (zh) | 2015-04-01 |
| US20100238751A1 (en) | 2010-09-23 |
| WO2009096957A1 (en) | 2009-08-06 |
| KR20100121475A (ko) | 2010-11-17 |
| US7940594B2 (en) | 2011-05-10 |
| EP2240936A1 (en) | 2010-10-20 |
| CN101874272A (zh) | 2010-10-27 |
| JP2011511395A (ja) | 2011-04-07 |
| TW200933642A (en) | 2009-08-01 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN101874272B (zh) | 用于提高电子电路中成品率的方法和设备 | |
| TWI515746B (zh) | 具有提升陣列電壓之積體電路及其方法 | |
| US8578591B2 (en) | Method for manufacturing a stacked device conductive path connectivity | |
| US20110199845A1 (en) | Redundancy circuits and operating methods thereof | |
| US11688486B2 (en) | Retention voltage management for a volatile memory | |
| CN106548807A (zh) | 修复电路、使用它的半导体装置和半导体系统 | |
| US7706200B2 (en) | Internal voltage generator | |
| US11009902B1 (en) | Power voltage selection circuit | |
| US20180337676A1 (en) | Semiconductor apparatus including a power gating circuit and a repair method of the semiconductor apparatus | |
| US12266414B2 (en) | Memory device and test method of memory device | |
| US20210335405A1 (en) | Memory device having an enhanced esd protection and a secure access from a testing machine | |
| US20150171849A1 (en) | Apparatuses and Methods for Providing Clock Signals | |
| US20100079150A1 (en) | Apparatus for the dynamic detection, selection and deselection of leaking decoupling capacitors | |
| US7855929B2 (en) | Apparatus for the dynamic detection, selection and deselection of leaking decoupling capacitors | |
| KR20120109205A (ko) | 반도체 집적회로 | |
| US9793009B2 (en) | Repair information storage circuit and semiconductor apparatus including the same | |
| US11250903B2 (en) | Apparatus for supplying power supply voltage to semiconductor chip including volatile memory cell | |
| KR20190001097A (ko) | 어드레스 제어회로 및 이를 포함하는 반도체 장치 | |
| KR100671752B1 (ko) | 반도체 메모리 장치의 웨이퍼 번인 테스트 전류 생성 방법및 이를 이용한 반도체 장치. | |
| US12488856B2 (en) | Memory device, operation method of memory device, and operation method of test device configured to test memory device | |
| US9165674B1 (en) | Semiconductor devices and semiconductor systems | |
| KR100762898B1 (ko) | 내부 전원 모니터 장치 | |
| US20200035302A1 (en) | Sram/rom memory reconfigurable by substrate polarization | |
| KR100761395B1 (ko) | 반도체 메모리 장치 | |
| US8836360B2 (en) | Semiconductor device including integrated circuit |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20130814 Termination date: 20150130 |
|
| EXPY | Termination of patent right or utility model |