CN101778543A - Multi-layer printed circuit board machining process - Google Patents

Multi-layer printed circuit board machining process Download PDF

Info

Publication number
CN101778543A
CN101778543A CN201010109052A CN201010109052A CN101778543A CN 101778543 A CN101778543 A CN 101778543A CN 201010109052 A CN201010109052 A CN 201010109052A CN 201010109052 A CN201010109052 A CN 201010109052A CN 101778543 A CN101778543 A CN 101778543A
Authority
CN
China
Prior art keywords
copper
circuit board
frame
frame pattern
machining process
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN201010109052A
Other languages
Chinese (zh)
Other versions
CN101778543B (en
Inventor
黄立球
吴志杰
崔荣
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shennan Circuit Co Ltd
Original Assignee
Shennan Circuit Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shennan Circuit Co Ltd filed Critical Shennan Circuit Co Ltd
Priority to CN2010101090524A priority Critical patent/CN101778543B/en
Publication of CN101778543A publication Critical patent/CN101778543A/en
Application granted granted Critical
Publication of CN101778543B publication Critical patent/CN101778543B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Structure Of Printed Boards (AREA)

Abstract

The invention discloses a multi-layer printed circuit board machining process, which sequentially comprises the following steps: 1) manufacturing a circuit diagram and frame diagrams on a copper clad board, wherein the frame diagrams comprise a frame diagram I and a frame diagram II, the circuit diagram, the frame diagram I and the frame diagram II are sequentially arranged from the central zone of the copper clad board to the outside, and the copper residual rate of the frame diagram I is smaller than the copper residual rate of the frame diagram II; 2) laminating the copper clad board into a multi-layer circuit board, and milling off the outer edge of the multi-layer circuit board comprising the frame diagram II; 3) manufacturing a through hole, an outer diagram and a solder mask of the multi-layer circuit board; and 4) milling the multi-layer circuit board into the designed finished size. By adopting the machining process of the invention, the machining precision of the PCB is high, and the size of the PCB is accurate.

Description

A kind of multi-layer printed circuit board machining process
Technical field
The present invention relates to a kind of printed circuit board machining process, especially design a kind of multi-layer printed circuit board machining process.
Background technology
Present multi-layer printed circuit board machining process is made figure to copper-clad plate, and pressing is milled then except that frame.Technology mainly contain two kinds:
A kind of is " gummosis point jigsaw frame ", and another kind is " a big copper sheet jigsaw frame ".
Gummosis point jigsaw frame is outside the design configuration 1 of copper-clad plate as shown in Figure 1, and the copper face that covers that will be except that line pattern is made into one by one circle and covers copper point 21 and also claim " gummosis point ", and the copper sheet etching that circle is covered outside the copper point 21 is removed, exposed substrate.Use gummosis point frame, help avoiding the effect of contraction of frame, and the effect of a little residual copper of gummosis point reservation is to reduce multi-layer sheet pressing process prepreg filler demand, help improving reliability figure in the plate.But because in the copper-clad plate course of processing, the material contracts rate iso-stress parameter of substrate and copper sheet is inconsistent, causes producing stress between the copper sheet of copper-clad plate and the substrate.Usually the contraction or expansion coefficient ratio of substrate is bigger; copper sheet is relatively stable; single gummosis point jigsaw frame can be because residual copper rate be low; the gummosis point frame convergent-divergent degree of independent separate design is bigger; thereby cause inner line pattern 1 to be subjected to the pulling force of the pressure of gummosis point frame contraction or expansion and cause big shearing; it is the possible difference of ratio that each layer copper-clad plate expanded or shunk; so just influenced the contraposition between each layer in the pressing process, so aligning accuracy is low between each layer of gummosis point frame.
Big copper sheet jigsaw frame then is a reservation copper sheet 4 in the copper-clad plate line pattern 1 outside, or copper sheet 4 simply is divided into the copper sheet of several bulks, it is very high that it covers the copper rate, so adopt the outside frame of the copper-clad plate of " big copper sheet jigsaw frame " more stable, when pressing, aligning accuracy height between each layer, but after pressing, mill except that behind the part frame, the wiring board periphery still needs the remaining part frame to be used for subsequent handling, for example make via, outer graphics, make solder mask etc., though if adopt big copper sheet frame, this moment, inner active graphical part wiring board was still pind down by the big copper sheet frame of external stabilization, so the not variation of its size, but stress is very big between frame and the internal wiring figure 1, and line pattern 1 produces stress in the other direction in the ductor.After all process steps is finished, we mill when removing remaining frame, in case original frame pins down or limits removal to enclose pattern, the wiring board that comprises enclose pattern at once since before the internal stress contraction or expansion that exists, cause the size of final finished and original different design to close.
Summary of the invention
It is low that the technical problem that the present invention mainly solves provides a kind of deformation degree, the multi-layer printed circuit board machining process that aligning accuracy is high.
For solving the problems of the technologies described above, the technical scheme that the present invention adopts is: a kind of multi-layer printed circuit board machining process may further comprise the steps:
1) make line pattern and frame figure in copper-clad plate, described frame figure is made up of frame pattern I and frame pattern I I, outwards is followed successively by by the central area of copper-clad plate: line pattern, frame pattern I, frame pattern I I; The residual copper rate of frame pattern I is less than the residual copper rate of frame pattern I I;
2) be multilayer circuit board with copper-clad plate lamination, mill off comprises the multilayer circuit board outer rim of frame pattern I I;
3) via of making multilayer circuit board, outer graphics, solder mask;
4) multilayer circuit board is milled for the design finished size.
Wherein, technical scheme is preferably, and the residual copper rate of described frame pattern I is 34.9%~57.7%, and the width of frame I is 5mm~10mm, and the residual copper rate of frame pattern I I is 69.4%~92.4%;
Wherein, technical scheme is preferably, and described frame pattern I structure is the circular copper point that covers, and circular covers the substrate for exposing between the copper point; Described frame pattern I I structure is the copper billet that covers of rhombus, and covering of rhombus is exposed substrate between the copper billet.
Wherein, technical scheme is preferably, and circular covering is spaced apart 0.5mm~1mm between the copper point, and the circular copper spot diameter that covers is 2mm~3mm; The copper billet length of side of covering of rhombus is 15mm~50mm, rhombus cover between the copper billet 2mm~3mm at interval.
Wherein, technical scheme is preferably, and copper-clad plate is provided with location hole in the described printed circuit board machining process, described location hole be arranged in frame pattern I I rhombus cover copper billet.
Wherein, technical scheme is preferably, and copper-clad plate is provided with location hole in the described printed circuit board machining process, and described location hole is arranged in the zone that the frame figure is covered with copper billet.
Wherein, technical scheme is preferably, in step 2) and step 3) between further comprising the steps of:
Measure lined with copper plate shrinkage rates with X-RAY behind the mill off frame pattern I I, do contrast, adjust the bore position of subsequent handling and the contraposition ratio of subsequent handling according to the shrinkage rates of copper-clad plate and the design size value of customer requirement.
Residual copper rate of the present invention is defined as: the gross area that is covered with the area/plate face zone of copper face in residual copper rate=100% * plate face zone.
Adopt processing technology of the present invention, because described frame figure is made up of frame pattern I and frame pattern I I.The outside residual copper rate of frame pattern I I height, the harmomegathus of copper is more much smaller than base material, so the large tracts of land copper sheet to pin down lower frame pattern I I relative stability higher, such core material is in carrying out multilayer pressing process, although bear 20~220 ℃ high temperature and the pressure of 0~500PSI, thermal expansion also appears in sheet material under this temperature and pressure, produce because heat causes stress at different directions, but because the residual copper rate of frame pattern I I height, the thermal coefficient of expansion of copper is little, the very little and stable height of harmomegathus after outer frame is heated, thus limited the deformation of interior layer pattern, so can keep putting in order the high aligning accuracy of plate.Overcome the coarse problem of contraposition in the gummosis point frame lamination process.
After lamination finishes, mill and remove the multilayer circuit board outer rim that comprises frame pattern I I, at this moment the plate internal stress is released, some variations take place in the circuit board size, and therefore the palette internal stress also obtains discharging, in subsequent technique, the size of plate no longer changes, and does not have internal stress.At the cloth via, make outer-layer circuit, after technologies such as making solder mask are finished, again the circuit board frame is milled to remove and be processed as final design size, at this moment, circuit board can not contract and rise, and has overcome big copper sheet frame circuit board plate size in this step and has not allowed manageable problem.
Description of drawings
Fig. 1 is " gummosis point jigsaw frame " described in the utility model board face schematic diagram;
Fig. 2 is " big copper sheet jigsaw frame " described in the utility model board face schematic diagram;
Fig. 3 is the utility model embodiment embodiment 1 plate face schematic diagram.
Description of reference numerals:
1, line pattern 2, frame pattern I 21, the circular copper point that covers
3, frame pattern I I 31, rhombus covers copper billet 4, copper sheet
5, location hole
Embodiment
By describing technology contents of the present invention, structural feature in detail, realized purpose and effect, give explanation below in conjunction with execution mode and conjunction with figs. are detailed.
See also Fig. 3
The multi-layer printed circuit board machining process that present embodiment provides may further comprise the steps successively:
1) make line pattern 1 and frame figure in copper-clad plate, described frame figure is made up of with frame pattern I I3 frame pattern I 2, outwards is followed successively by by the central area of copper-clad plate: line pattern 1, frame pattern I 2, frame pattern I I3.Described frame pattern I structure is the circular copper point 21 that covers, and circular covering between the copper point 21 is the base material that exposes; Described frame pattern I I structure be rhombus cover copper billet 31, covering of rhombus is exposed base material between the copper billet 31.Wherein, circular covering between the copper point 21 is spaced apart 0.5mm~1mm, and to put 21 diameters be 2mm~3mm to the copper that covers of circle, and frame pattern I 2 width are 5mm~10mm; Copper billet 31 length of sides of covering of rhombus are 15~50mm, rhombus cover between the copper billet 31 2~3mm at interval.Wherein, copper-clad plate is provided with location hole 5 in the described printed circuit board machining process, described location hole 5 be arranged in frame pattern I I rhombus cover copper billet 31.The copper billet 31 that covers of rhombus has higher residual copper rate, can intersect the fixedly location hole 5 of edges of boards, can reduce inherent strain again, satisfies multi-layer sheet contraposition requirement technology, guarantees that course of processing dislocation is little.
Adopt as above design, the copper rate of covering of pattern I is calculated as follows:
Cover copper rate=π * round diameter 2/ [(spacing between round diameter+circle) 2* 4]
So according to the technical scheme of present embodiment, it is 57.7% that frame pattern I maximum is covered the copper rate, it is 34.9% that minimum is covered the copper rate.
Frame pattern I 2 is covered the copper rate and is calculated as follows, and when described rhombus is square, covers the copper rate and reaches maximum, covers copper rate=length of side this moment 2/ (length of side+rhombus spacing) 2
When rhombus length of side minimum, during spacing maximum layout, cover copper rate minimum this moment under the situation of each limit angle unanimity of rhombus, even get each limit of rhombus vertically for square, covers copper rate maximum and also only can reach 69.4%;
When rhombus length of side maximum, during spacing minimum layout, to cover copper billet simultaneously and be square, cover copper rate maximum and can reach 92.4% this moment.
When rhombus no longer is a square, and when becoming " flat ", cover the copper rate just to descend, so in the operating process,, except the length of side and spacing of noting the control rhombus, also will consider the angle on each limit of rhombus for the copper rate of covering that keeps stipulating thereupon.To satisfy technical scheme to covering the requirement of copper rate.
In operation, why frame pattern I I respectively covers needs separation between the copper billet, that is because substrate can produce some gases in the course of processing, needs the channel connection atmosphere of exhaust, otherwise the pressing process causes the plate performance failure because of can't exhaust causing after the pressing bubble being arranged.
2) be multilayer circuit board with copper-clad plate lamination, mill off comprises the multilayer circuit board outer rim of frame pattern I I3.
When skin mills the limit, will have the frame pattern I I3 mill off that covers copper billet 31 of rhombus after, the stress that can discharge frame pins down line pattern 1, makes the inherent strain of whole plate obtain discharging before boring, reduces the influence of frame pattern I I to subsequent handling.Measure whole plate shrinkage rates behind the mill off frame again, the processing ratio of contraposition requirement technology is arranged, make the plate and the client's design size value difference value that finally process littler, improve and put in order the plate aligning accuracy according to shrinkage rates adjustment boring, outer-layer circuit figure etc.And mill off part frame reduces the plating area, the saving electroplating cost.With the frame mill off, can reduce the difference between frame and the line pattern 1, help improving the rate of finished products of outer-layer circuit figure pad pasting.
3) measure the copper-clad plate shrinkage rates with X-RAY behind the mill off frame pattern I I, according to the bore position of operation after the shrinkage rates adjustment of copper-clad plate and the ratio of back operation.Make the via of multilayer circuit board, outer graphics, solder mask;
4) multilayer circuit board is milled for the design finished size.
In actual mechanical process, adopting the circular copper billet 31 that covers that covers copper point 21 and rhombus is because these two kinds of relatively good making of shape, but in fact be made as other shape, for example will cover copper billet in the frame pattern I 2 and be designed to ellipse, strip etc., cover copper billet among the frame pattern I I3 and be designed to triangle etc., also can realize goal of the invention, as long as the residual copper rate of frame pattern I 2 is less than the residual copper rate of frame pattern I I3.
The above only is embodiments of the invention; be not so limit claim of the present invention; every equivalent structure or equivalent flow process conversion that utilizes specification of the present invention and accompanying drawing content to be done; or directly or indirectly be used in other relevant technical fields, all in like manner be included in the scope of patent protection of the present invention.

Claims (7)

1. a multi-layer printed circuit board machining process is characterized in that, may further comprise the steps:
1) make line pattern and frame figure in copper-clad plate, described frame figure is made up of frame pattern I and frame pattern I I, outwards is followed successively by by the central area of copper-clad plate: line pattern, frame pattern I, frame pattern I I; The residual copper rate of frame pattern I is less than the residual copper rate of frame pattern I I;
2) be multilayer circuit board with copper-clad plate lamination, mill off comprises the multilayer circuit board outer rim of frame pattern I I;
3) via of making multilayer circuit board, outer graphics, solder mask;
4) multilayer circuit board is milled for the design finished size.
2. multi-layer printed circuit board machining process according to claim 1 is characterized in that, the residual copper rate of described frame pattern I is 34.9%~57.7%, and the width of frame I is 5mm~10mm, and the residual copper rate of frame pattern I I is 69.4%~92.4%.
3. multi-layer printed circuit board machining process according to claim 1 and 2 is characterized in that, described frame pattern I structure is the circular copper point that covers, and circular covers the substrate for exposing between the copper point; Described frame pattern I I structure is the copper billet that covers of rhombus, and covering of rhombus is exposed substrate between the copper billet.
4. multi-layer printed circuit board machining process according to claim 3 is characterized in that copper-clad plate is provided with location hole in the described printed circuit board machining process, described location hole be arranged in frame pattern I I rhombus cover copper billet.
5. multi-layer printed circuit board machining process according to claim 3 is characterized in that, circular covering is spaced apart 0.5mm~1mm between the copper point, and the circular copper spot diameter that covers is 2mm~3mm; The copper billet length of side of covering of rhombus is 15mm~50mm, rhombus cover between the copper billet 2mm~3mm at interval.
6. according to any described multi-layer printed circuit board machining process in the claim 1,2,4,5, it is characterized in that copper-clad plate is provided with location hole in the described printed circuit board machining process, described location hole is arranged in the zone that the frame figure is covered with copper billet.
7. according to any described multi-layer printed circuit board machining process in the claim 1,2,4,5, it is characterized in that, in step 2) and step 3) between further comprising the steps of:
Measure lined with copper plate shrinkage rates with X-RAY behind the mill off frame pattern I I, do contrast, adjust the bore position of subsequent handling and the contraposition ratio of subsequent handling according to the shrinkage rates of copper-clad plate and the design size value of customer requirement.
CN2010101090524A 2010-02-04 2010-02-04 Multi-layer printed circuit board machining process Active CN101778543B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN2010101090524A CN101778543B (en) 2010-02-04 2010-02-04 Multi-layer printed circuit board machining process

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN2010101090524A CN101778543B (en) 2010-02-04 2010-02-04 Multi-layer printed circuit board machining process

Publications (2)

Publication Number Publication Date
CN101778543A true CN101778543A (en) 2010-07-14
CN101778543B CN101778543B (en) 2011-08-17

Family

ID=42514804

Family Applications (1)

Application Number Title Priority Date Filing Date
CN2010101090524A Active CN101778543B (en) 2010-02-04 2010-02-04 Multi-layer printed circuit board machining process

Country Status (1)

Country Link
CN (1) CN101778543B (en)

Cited By (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102072716A (en) * 2010-12-21 2011-05-25 胜宏科技(惠州)有限公司 Method for detecting interlayer offset and drilling offset of multi-layer circuit board
CN102458033A (en) * 2010-10-18 2012-05-16 上海嘉捷通电路科技有限公司 Inner-layer plate side structure of thick-copper printed circuit board
WO2013097549A1 (en) * 2011-12-30 2013-07-04 深圳崇达多层线路板有限公司 Process for manufacturing printed circuit board having high-frequency and low-frequency mixed board structure
CN106373892A (en) * 2016-12-03 2017-02-01 中国电子科技集团公司第四十三研究所 Thickening method for metalized layer of LTCC substrate
CN106817838A (en) * 2017-03-28 2017-06-09 西华大学 A kind of Upper conductive layer of net substrate
CN107623992A (en) * 2017-09-22 2018-01-23 广州兴森快捷电路科技有限公司 The optimization method and PCB of PCB inner figures, jigsaw structure and laminar structure
CN109121302A (en) * 2018-09-28 2019-01-01 广州兴森快捷电路科技有限公司 Edges of boards design method, the design method of wiring board and the wiring board of wiring board
CN110099507A (en) * 2019-05-29 2019-08-06 广东依顿电子科技股份有限公司 Thick copper circuit board and its manufacturing method
CN111343803A (en) * 2019-12-30 2020-06-26 广德新三联电子有限公司 Manufacturing process of new energy automobile power control multilayer board
CN112739075A (en) * 2020-12-08 2021-04-30 深圳市祺利电子有限公司 Manufacturing method for preventing tin spraying and explosion of circuit board
CN113747689A (en) * 2021-09-17 2021-12-03 珠海杰赛科技有限公司 Manufacturing method for solving offset of multilayer circuit board layer
CN113784522A (en) * 2021-09-06 2021-12-10 联宝(合肥)电子科技有限公司 Method for improving bending of printed circuit board and bending-proof printed circuit board
CN114258198A (en) * 2021-12-31 2022-03-29 汕头凯星印制板有限公司 Multilayer circuit board processing method for reducing plate warping
CN114980514A (en) * 2022-05-19 2022-08-30 深圳崇达多层线路板有限公司 Method for improving board edge pressing cavity of circuit board, circuit board and electronic equipment
CN115988736A (en) * 2023-03-17 2023-04-18 广州添利电子科技有限公司 Circuit board core board and manufacturing method thereof
CN116095977A (en) * 2023-01-16 2023-05-09 博敏电子股份有限公司 Gluing structure and method for improving flatness of unit of printed circuit board packaging machine

Cited By (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102458033A (en) * 2010-10-18 2012-05-16 上海嘉捷通电路科技有限公司 Inner-layer plate side structure of thick-copper printed circuit board
CN102072716B (en) * 2010-12-21 2012-05-23 胜宏科技(惠州)有限公司 Method for detecting interlayer offset and drilling offset of multi-layer circuit board
CN102072716A (en) * 2010-12-21 2011-05-25 胜宏科技(惠州)有限公司 Method for detecting interlayer offset and drilling offset of multi-layer circuit board
WO2013097549A1 (en) * 2011-12-30 2013-07-04 深圳崇达多层线路板有限公司 Process for manufacturing printed circuit board having high-frequency and low-frequency mixed board structure
CN106373892A (en) * 2016-12-03 2017-02-01 中国电子科技集团公司第四十三研究所 Thickening method for metalized layer of LTCC substrate
CN106817838A (en) * 2017-03-28 2017-06-09 西华大学 A kind of Upper conductive layer of net substrate
CN107623992A (en) * 2017-09-22 2018-01-23 广州兴森快捷电路科技有限公司 The optimization method and PCB of PCB inner figures, jigsaw structure and laminar structure
CN109121302B (en) * 2018-09-28 2020-03-06 广州兴森快捷电路科技有限公司 Circuit board edge design method and circuit board design method
CN109121302A (en) * 2018-09-28 2019-01-01 广州兴森快捷电路科技有限公司 Edges of boards design method, the design method of wiring board and the wiring board of wiring board
CN110099507A (en) * 2019-05-29 2019-08-06 广东依顿电子科技股份有限公司 Thick copper circuit board and its manufacturing method
CN111343803A (en) * 2019-12-30 2020-06-26 广德新三联电子有限公司 Manufacturing process of new energy automobile power control multilayer board
CN112739075A (en) * 2020-12-08 2021-04-30 深圳市祺利电子有限公司 Manufacturing method for preventing tin spraying and explosion of circuit board
CN113784522A (en) * 2021-09-06 2021-12-10 联宝(合肥)电子科技有限公司 Method for improving bending of printed circuit board and bending-proof printed circuit board
CN113747689A (en) * 2021-09-17 2021-12-03 珠海杰赛科技有限公司 Manufacturing method for solving offset of multilayer circuit board layer
CN114258198A (en) * 2021-12-31 2022-03-29 汕头凯星印制板有限公司 Multilayer circuit board processing method for reducing plate warping
CN114980514A (en) * 2022-05-19 2022-08-30 深圳崇达多层线路板有限公司 Method for improving board edge pressing cavity of circuit board, circuit board and electronic equipment
CN116095977A (en) * 2023-01-16 2023-05-09 博敏电子股份有限公司 Gluing structure and method for improving flatness of unit of printed circuit board packaging machine
CN115988736A (en) * 2023-03-17 2023-04-18 广州添利电子科技有限公司 Circuit board core board and manufacturing method thereof

Also Published As

Publication number Publication date
CN101778543B (en) 2011-08-17

Similar Documents

Publication Publication Date Title
CN101778543B (en) Multi-layer printed circuit board machining process
CN103533741B (en) A kind of double-side thick copper plate and preparation method thereof
KR20190100393A (en) Manufacturing method of laminated electronic component and laminated electronic component
CN102291949A (en) Manufacturing method of multi-layer circuit board
CN102006721B (en) Printed circuit board base board and preparation method thereof
CN110545616A (en) PCB facilitating layer deviation monitoring and manufacturing method thereof
CN112739075B (en) Manufacturing method for preventing tin spraying and explosion of circuit board
CN102026484B (en) Pressing and breakover process and laminating board structure of circuit board
CN105792527B (en) A kind of production method of etchback printed circuit board
CN111556669A (en) Method for manufacturing high-density interconnection board
CN103369866A (en) Method for manufacturing printed circuit board containing blind holes and manufactured printed circuit board
EP2733727A1 (en) Quad flat non-leaded package and packaging method thereof
CN110113899B (en) Method for manufacturing target of multilayer core board
CN107734877B (en) Flexible circuit board and laser preparation process thereof
CN201657494U (en) Copper-clad plate for manufacturing printed circuit boards
CN105163486A (en) High-rise thick-copper circuit board and manufacturing process
CN104519681A (en) Manufacturing method of ultralarge line-card type printed circuit boards with large layer number and high alignment degree
CN104685978A (en) Multilayer wiring board, and method for manufacturing multilayer wiring board
CN104470227A (en) Method for improving high multilayer circuit board slice position and BGA position plated-through hole copper thickness unevenness
CN103889147B (en) Machining method of PCB stepped plate and PCB stepped plate
CN206506767U (en) A kind of asymmetric printed wiring board of warpage preventing
JP4881376B2 (en) Wiring board manufacturing method
CN103889167A (en) Method for forming via holes and embedded holes in multilayer circuit board
CN104159392A (en) Printed circuit board and preparation method thereof
JP2006278555A (en) Process for fabricating ceramic electronic component

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
C56 Change in the name or address of the patentee

Owner name: SHENNAN CIRCUIT CO., LTD.

Free format text: FORMER NAME: SHENZHEN SHENNAN CIRCUITS CO., LTD.

CP01 Change in the name or title of a patent holder

Address after: 518053 Nanshan District, Guangdong, overseas Chinese town, No. East Road, No. 99

Patentee after: SHENZHEN SHENNAN CIRCUIT CO., LTD.

Address before: 518053 Nanshan District, Guangdong, overseas Chinese town, No. East Road, No. 99

Patentee before: Shenzhen Shennan Circuits Co., Ltd.