CN101765911A - 具有重新分布层的半导体芯片 - Google Patents

具有重新分布层的半导体芯片 Download PDF

Info

Publication number
CN101765911A
CN101765911A CN200880022454A CN200880022454A CN101765911A CN 101765911 A CN101765911 A CN 101765911A CN 200880022454 A CN200880022454 A CN 200880022454A CN 200880022454 A CN200880022454 A CN 200880022454A CN 101765911 A CN101765911 A CN 101765911A
Authority
CN
China
Prior art keywords
semiconductor chip
adhesive layer
chip
pattern
semiconductor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN200880022454A
Other languages
English (en)
Other versions
CN101765911B (zh
Inventor
廖建科
邱进添
张简荣杰
俞志明
赫姆·塔基亚
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Taiwan Semiconductor Manufacturing Co TSMC Ltd
Original Assignee
SanDisk Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from US11/769,927 external-priority patent/US7772047B2/en
Priority claimed from US11/769,937 external-priority patent/US7763980B2/en
Application filed by SanDisk Corp filed Critical SanDisk Corp
Publication of CN101765911A publication Critical patent/CN101765911A/zh
Application granted granted Critical
Publication of CN101765911B publication Critical patent/CN101765911B/zh
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H01L23/3114—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed the device being a chip scale package, e.g. CSP
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/683—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L21/6835—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/683—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L21/6835—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
    • H01L21/6836—Wafer tapes, e.g. grinding or dicing support tapes
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • H01L23/525—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body with adaptable interconnections
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02—Bonding areas ; Manufacturing methods related thereto
    • H01L24/03—Manufacturing methods
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
    • H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
    • H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
    • H01L2221/68327—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used during dicing or grinding
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
    • H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
    • H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
    • H01L2221/68363—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used in a transfer process involving transfer directly from an origin substrate to a target substrate without use of an intermediate handle substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/023—Redistribution layers [RDL] for bonding areas
    • H01L2224/0231—Manufacturing methods of the redistribution layers
    • H01L2224/02313—Subtractive methods
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/023—Redistribution layers [RDL] for bonding areas
    • H01L2224/0231—Manufacturing methods of the redistribution layers
    • H01L2224/02319—Manufacturing methods of the redistribution layers by using a preform
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/0401—Bonding areas specifically adapted for bump connectors, e.g. under bump metallisation [UBM]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/0555—Shape
    • H01L2224/05552—Shape in top view
    • H01L2224/05554—Shape in top view being square
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/05599—Material
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/11—Manufacturing methods
    • H01L2224/11001—Involving a temporary auxiliary member not forming part of the manufacturing apparatus, e.g. removable or sacrificial coating, film or substrate
    • H01L2224/11003—Involving a temporary auxiliary member not forming part of the manufacturing apparatus, e.g. removable or sacrificial coating, film or substrate for holding or transferring the bump preform
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491—Disposition
    • H01L2224/4912—Layout
    • H01L2224/49175—Parallel arrangements
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/8538—Bonding interfaces outside the semiconductor or solid-state body
    • H01L2224/85399—Material
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503—Stacked arrangements of devices
    • H01L2225/06555—Geometry of the stack, e.g. form of the devices, geometry to facilitate stacking
    • H01L2225/06562—Geometry of the stack, e.g. form of the devices, geometry to facilitate stacking at least one device in the stack being rotated or offset
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01005—Boron [B]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01006—Carbon [C]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01013—Aluminum [Al]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01018—Argon [Ar]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01022—Titanium [Ti]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01027—Cobalt [Co]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01033—Arsenic [As]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01047—Silver [Ag]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01078—Platinum [Pt]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01082—Lead [Pb]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/06—Polymers
    • H01L2924/078—Adhesive characteristics other than chemical
    • H01L2924/07802—Adhesive characteristics other than chemical not being an ohmic electrical conductor
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/1015—Shape
    • H01L2924/1016—Shape being a cuboid
    • H01L2924/10161—Shape being a cuboid with a rectangular active surface
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/1015—Shape
    • H01L2924/1016—Shape being a cuboid
    • H01L2924/10162—Shape being a cuboid with a square active surface
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/14—Integrated circuits
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/14—Integrated circuits
    • H01L2924/143—Digital devices
    • H01L2924/1433—Application-specific integrated circuit [ASIC]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)
  • Container, Conveyance, Adherence, Positioning, Of Wafer (AREA)
  • Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
  • Mechanical Treatment Of Semiconductor (AREA)

Abstract

公开了一种具有重新分布层的半导体器件、以及形成其的方法。在晶片上制造半导体芯片之后，将带组件施加到该晶片的表面上，与该晶片上的每个半导体芯片的表面接触。带组件包括作为基础层的背磨带、以及粘合至该背磨带的膜组件。该膜组件转而包括上面沉积了一薄层的传导材料的粘合膜。使用例如激光器将重新分布层图案描绘到带组件中。此后，可以去除带组件的未加热部分，将加热的重新分布层图案留在每个半导体芯片上。

Description

具有重新分布层的半导体芯片
技术领域
本发明的实施例涉及一种用于半导体器件的重新分布层、以及形成其的方法。
背景技术
对于便携式消费电子产品的需求的强烈增长正在驱使对于高容量存储设备的需求。诸如，闪存存储卡的非易失性半导体存储设备正变得被广泛使用以满足对数字信息存储和交换的不断增长的需求。它们的便携性、多功能性和坚固的设计、以及它们的高可靠性和大容量已经一起使得这样的存储设备理想地用于广泛种类的电子设备中，包括例如，数字照相机、数字音乐播放器、游戏机、PDA和移动电话。
虽然已知广泛种类的封装结构，但是通常可以将闪存存储卡制造为系统级封装(SiP)或多芯片模块(MCM)，其中，在小尺寸器件封装衬底(substrate)上安装并互联多个芯片(die)。该衬底通常可以包括具有蚀刻在一侧或两侧上的传导层的刚性绝缘基底(base)。在芯片与传导层之间形成电气连接，并且传导层提供电引线结构，用于将芯片连接至主设备。一旦形成芯片与衬底之间的电气连接，则随后典型地将组件(assembly)装入模塑化合物中，以提供保护性的封装。
图1中示出了传统的半导体封装20(没有模塑化合物)的顶视图。典型的封装包括附着于衬底26的诸如芯片22和24的多个半导体芯片。在芯片制造过程期间，可以在半导体芯片22、24上形成多个芯片焊垫(bond pad)28。类似地，可以在衬底26上形成多个触垫(contact pad)30。芯片22可以附着于衬底26，并且随后可以在芯片22上安装芯片24。随后通过将焊线(wirebond)32附着在相应的芯片焊垫28与触垫30对之间，将两个芯片电耦接至衬底。
半导体封装内的空间是非常宝贵的。通常半导体芯片形成有沿着两相邻边的焊垫，诸如图1中的芯片24上所示的。然而，由于相当的空间限制，可以在衬底上仅存在沿着芯片的一个边缘的用于焊线连接的空间。因此，在图1中，沿着衬底26的边缘34不存在用于与芯片焊垫28a连接的触垫。
一种处理此情形的已知方法是通过使用在半导体芯片上形成的重新分布层。在制造了半导体芯片、并从晶片(wafer)分割(singulate)之后，芯片可以经受如下过程：在芯片的顶面上形成导电迹线和焊垫(图1的迹线38和焊垫40)。一旦形成，则可以用绝缘体覆盖迹线38和焊垫28a，仅留下新形成的芯片焊垫40暴露着。迹线38将现有芯片焊垫28a与新形成的芯片焊垫40连接，以有效地将芯片焊垫重新部署至具有至衬底的管脚输出连接的芯片的边缘。可以在衬底上形成附加的触垫30，以允许在衬底与焊垫28a之间的电气连接。如现有技术图1中所示，可以与余下的触垫30顺列地形成附加的触垫30。或者，在存在可用空间的地方，附加触垫30可以与余下的触垫交错，如现有技术图2中所示的。
当前的光刻法、以及用于在半导体芯片上形成重新分布层的其它方法是不方便的，对制造过程增加了大量的处理步骤和花费。因此，存在对用于形成重新分布层的精简处理的需要。
发明内容
本发明的实施例涉及具有重新分布层的半导体器件、以及形成该半导体器件的方法。在一个实施例中，在晶片上制造了半导体芯片之后，将带组件(tape assembly)施加到晶片的表面上，与晶片上的每个半导体芯片的表面接触。带组件包括作为基础层的背磨(backgrind)带、以及附着于背磨带的膜组件(film assembly)。膜组件转而包括粘合膜，在粘合膜上沉积了一薄层的传导材料。
将带组件施加至晶片的表面，使得膜组件的粘合层与晶片的表面相接触。当施加至晶片时，所述粘合剂是半固化状态粘合剂，其附着至晶片，但是其是柔软的，并且可以被去除。
在将带组件施加至半导体晶片的表面之后，集中的热量(例如来自激光器)被施加到带组件与晶片之间的界面。激光器被编程用以将其能量集中在粘合层与半导体晶片表面之间的界面。在沿着被施加了激光的界面的位置，将粘合层加热并凝固至半导体晶片的表面，以便沿着施加了热量的激光器描绘的路径，永久地附着于半导体晶片。
计算机控制激光器的路径，以便在每个半导体芯片上描绘出要在每个半导体芯片上定义的重新分布层的图案。通过选择性地将热量集中在带组件与晶片之间的界面，可以沿着窄的且清晰定义的路径，将带组件的粘合层熔合至每个半导体芯片的表面。由集中的热量定义的路径的任一侧上的粘合层保持在半固化状态，或者未凝固，并且可以将其从晶片的表面剥离，同时，已经被熔合的那些区域保持在晶片表面上。从而，当将带组件被从晶片拉开时，膜组件的加热区域从膜组件的未加热区域脱离，并且膜组件的加热区域被留在每个半导体芯片的表面上，以定义每个半导体芯片上的重新分布层图案。
附图说明
图1是传统半导体封装的顶视图，该传统半导体封装包括具有用以将芯片焊垫从芯片第一边缘重新分布至其第二边缘的重新分布层的半导体芯片。
图2是传统半导体封装的顶视图，该传统半导体封装包括具有如图1中的重新分布层的芯片，该重新分布层具有可替换的衬底触垫布置。
图3是根据本发明实施例的由来自一卷带的带组件覆盖的半导体晶片的透视图。
图4是根据本发明实施例的被放置在半导体晶片的半导体芯片之上的带组件的侧视图。
图5是根据本发明实施例的包括粘合层和传导材料的膜组件的侧视图。
图6是附着于半导体晶片的半导体芯片、并且还包括将分布图案描绘到带组件的表面中的激光器的带组件的侧视图。
图7是半导体芯片的顶视图，其中带组件被置于其上，并且用激光器将重新分布层图案照射到带组件中。
图8是从半导体晶片去除的带组件的侧视图，其中留下由激光器描绘的重新分布层图案。
图9示出从晶片分割的多个半导体芯片。
图10是包括根据本发明实施例形成的重新分布层的分割芯片的顶视图。
图11是从新的带组件分离半导体芯片的可替换方法的侧视图。
图12是包括具有根据本发明实施例形成的重新分布层的半导体芯片的半导体封装的剖面侧视图。
具体实施方式
现在将参考图3至图12来描述本发明的实施例，它们涉及用于半导体器件的多个芯片重新分布层、以及形成其的方法。应理解，本发明可以以多个不同形式来实现，而不应当将其解释为限于这里提出的实施例。更确切地，提供这些实施例，使得此公开将是彻底且完全的，并且将充分地将本发明传达给本领域的技术人员。实际上，本发明意在涵盖这些实施例的改变、修改和等同物，它们包括在由所附权利要求定义的本发明的范围和精神内。此外，在下面对本发明的详细描述中，提出了许多具体细节，以便提供对本发明的全面理解。然而，本领域的技术人员将清楚，可以在不包括这样的具体细节的情况下实践本发明。
现在参考图3，示出了包括多个半导体芯片102(在图3中仅对它们中的一些进行了编号)的半导体晶片100的顶视图。已经对晶片100上的每个半导体芯片102进行了处理，以包括如本领域中已知的能够执行指定电子功能的集成电路。虽然在可替换的实施例中，预期不同的芯片会具有不同的集成电路，但是，晶片100上的所有半导体芯片102都可具有相同的集成电路。如本领域中已知的，可以在晶片制造期间测试各个集成电路，以识别缺陷的或损坏的芯片。
当完成晶片制造测试时，通常，每个芯片102将被分割为单独的芯片，并且此后被装配到半导体封装中。然而，根据本发明的实施例，每个半导体芯片可以具有在其上形成的重新分布层，如下面说明的。图3还示出了卷104，其包括带组件106，用于在晶片100的相应芯片102上形成重新分布层。带组件106可以具有足以施加在晶片100的整个表面上的宽度，如图3所示。或者，预期带组件106具有足以覆盖晶片100上的单行半导体芯片102、或两行或多行半导体芯片102的宽度。
参考图4的侧视图，带组件106包括被附着了膜组件110的聚酰亚胺带108，其被称作背磨带，如本领域中已知的。如图5中所示，膜组件110包括粘合层116，其上沉积了传导材料114。粘合材料116可以是多种已知的电绝缘粘合膜中的任何一种，诸如，从日本的Nitto Denko公司、加利福尼亚的Abel Stick公司或加利福尼亚的Henkel公司可得到的电绝缘粘合膜。例如，粘合材料116可以是可凝固的半固化状态粘合剂，其在被施加至晶片100之前、以及在凝固之前是粘的且柔软的。
传导材料114可以是多种电导体，诸如，铝、钛或它们的合金。可以通过包括例如溅镀、电镀、丝网印刷、光刻处理或多种其它沉积处理的多种已知方法，将传导材料114施加至粘合层116的表面。这些处理允许传导材料114被施加以非常小的厚度，诸如在1和5微米之间，并且更具体地，在1和3微米之间。应理解，在本发明的可替换的实施例中，粘合层116上的传导材料114的厚度可以小于1微米、以及大于5微米。
一旦形成膜组件110，将膜组件施加至背磨带108，以形成带组件106。带108还可以具有粘合表面，用于将膜组件110的传导材料114粘合至背磨带108。如图3、4和6中所见，将带组件106施加到半导体晶片100上，使得将带组件106的粘合层116施加到晶片100上的半导体芯片102的表面。在将粘合层116施加至半导体晶片100的状态下，粘合层116是粘的，并且附着于晶片100的表面。然而，粘合层116还未凝固，并且在此阶段中，可以从晶片100的表面拉开粘合层116。
在实施例中，在将带组件106施加至晶片之后，可以在背磨处理中使背磨带108变薄，以使带组件106变薄。在可替换的实施例中，可以省略背磨处理。
现在参考图6的侧视图，在将带组件106施加到半导体晶片100的表面之后，将集中的热量施加到带组件106与晶片100之间的界面(并且特别地是，粘合层116与晶片100的表面之间的界面)。在实施例中，可以通过多种激光器120中之一来施加此集中的热量，所述多种激光器120包括例如CO2激光器、UV激光器、YBO4激光器、氩激光器等。这些激光器例如通过德国汉堡的Rofin-Sinar技术公司制造。对激光器进行编程，以将其能量集中在粘合层116与半导体晶片100的表面之间的界面。在沿着施加了激光的界面的位置，将粘合层116加热并凝固至半导体晶片的表面，以便沿着由激光描绘的、施加了热量的路径，永久附着于半导体晶片。
计算机控制激光的路径，以便在每个半导体芯片102上描绘出要在每个半导体芯片102上定义的重新分布层的图案。例如，如图7中所示，可期望将沿着半导体芯片102的顶边缘的第一对芯片焊垫124重新分布至沿着半导体芯片102的相邻边缘的一对芯片焊垫126。因此，激光器120将在带组件106上描绘出包括路径130和132的重新分布层图案，如图7中的虚线中所示。应理解，路径130和132是仅作为示例的，并且可以由激光器120描绘出广泛种类的重新分布层图案，以将芯片焊垫从每个半导体芯片102上的第一位置重新分布至每个半导体芯片102上的第二位置。虽然图6中示出单个激光器120，但是应理解，可以使用多个激光器120，以同时在多个半导体芯片上描绘出重新分布层。
通过选择性地将热量集中在带组件106与晶片100之间的界面(例如通过激光器120)，可以沿着窄的且清晰定义的路径，将带组件106的粘合层116熔合至每个半导体芯片102的表面。值得注意地，由集中的热量定义的路径的任一侧上的粘合层116保持在半固化状态(b-stage)，或者相反未凝固，并且可以从晶片100的表面剥离(如图8中所示)，同时，已经熔合的那些区域保持在晶片表面上。
在未由激光器120加热的带组件106的那些区域中，膜组件110与带组件106的背磨带108之间的引力超过膜组件110与半导体晶片100的表面之间的引力。因此，当剥离背磨带108时，膜组件110的未加热区域被从带组件106拉开。相反地，对于由激光器加热的那些区域，膜组件110与半导体晶片100的表面之间的引力超过膜组件110与带108之间的引力。因此，如图8中所示，当从晶片100拉开带组件106时，膜组件110的加热区域从膜组件的未加热区域脱离，并且膜组件的加热区域被留在每个半导体芯片102的表面上，以定义每个半导体芯片102上的重新分布层图案136。
现在参考图9和图10，在从半导体晶片100去除带组件106的未凝固部分之后，将晶片100分割为单独的半导体芯片102，其每一个包括由热量源定义的重新分布层图案136。图10是包括重新分布层图案136的分割的半导体芯片102的顶视图，重新分布层图案136用于将在芯片顶部的芯片焊垫124重新分布至沿着芯片的相邻边缘的芯片焊垫126。在实施例中，半导体芯片的表面上的粘合层116是电绝缘体。因此，接下来执行将传导材料114电耦接至芯片焊垫124和126的进一步的步骤。已知多种处理用于将重新分布层图案136的传导材料电耦接至芯片焊垫124和126。在将图案电耦接至芯片焊垫124和126之后，可以在半导体芯片102的表面上形成钝化层，如已知的，用以覆盖所暴露的重新分布层图案136、以及任选地，芯片焊垫124。芯片焊垫126保持暴露着。
图11图示了用于在芯片102上形成重新分布层的可替换的方法。将带组件106施加至晶片100，并且诸如激光器的热量源在每个半导体芯片102上描绘出重新分布层图案136，如上所述。然而，在图11中所示的实施例中，在施加带组件106之前或之后的某些点，半导体晶片100被翻转(flip over)，并且由硅片夹等上的带组件106支撑。根据图11的实施例，分割(singlate)芯片102，同时仍然与带组件106接触。此后，诸如拾取和放置机器人的自动设备140抓住(grip)每个半导体芯片102的背面，并且将相应的芯片102从带组件106拉开。如上所述，当自动设备140将分割的芯片102从带组件106拉开时，膜组件110上已经被加热并熔合至相应的半导体芯片102的表面的那些区域从背磨带脱离，并且归于半导体芯片102。膜组件110的未加热部分保持在硅片夹上的带组件106上。
应理解，使用上述重新分布层处理步骤，通过在晶片级形成的跨越芯片的重新分布层，可以在半导体芯片102上，将一个或多个芯片焊垫从任何第一位置重新分布至任何第二位置。现在参考图12，在完成上述步骤时，可以在衬底160上安装芯片102。芯片102可以是衬底160上安装的唯一的芯片，或者，安装芯片102可以与一个或多个附加芯片162和无源元件164一起被安装在衬底160上，如图12中所示。此后，可以在已知焊线处理中，使用焊线166，将芯片102以及任何其它芯片上的芯片焊垫用焊线连接至衬底160上的触垫。在实施例中，芯片与衬底一起可以用作闪存设备170，其中，芯片102可以是诸如ASIC的控制器、或闪存芯片。在可替换的实施例中，芯片102可以不同于控制器或闪存芯片，并且在可替换的实施例中，芯片与衬底一起可以不同于闪存设备。在闪存设备170是便携式存储设备的实施例中，还可以在衬底160上提供触脚168，用于在设备170与插入了设备170的主设备之间交换信号。
如本发明的背景技术中说明的，在一些封装结构中，仅沿着半导体芯片的单个边缘存在用于管脚输出位置的空间。施加至半导体芯片102的重新分布层有效地将芯片102的表面上的焊垫重新分布至它们可以容易地结合至衬底160的位置。图12中所示的半导体芯片102、半导体芯片162和衬底160的相对长度和相对宽度仅为示例，并且可以在本发明的可替换的实施例中广泛改变。
如图12中所示，在根据上述实施例形成堆叠的芯片结构之后，可以将各个半导体封装装入模塑化合物168内，以形成完成的半导体芯片封装170。模塑化合物168可以是已知的环氧物，诸如，从Sumitomo公司和Nitto Denko公司可得到，这两个公司均在日本设有总部。图12中所示的封装170可以是完成的便携式存储卡。或者，封装170可以被放入盖子内，以形成完成的便携式存储卡。
为了说明和解释的目的，已经给出了对本发明的前述详细描述。其非意在穷尽的，或者将本发明限于所公开的精确形式。根据上面的教示，许多修改和变化是可能的。选择所描述的实施例，以便最好地说明本发明的原理和其实际应用，从而使本领域的技术人员能最好地利用各个实施例中的本发明、以及具有适于期望的特定使用的各种修改的本发明。意在由这里所附的权利要求来定义本发明的范围。

Claims (17)

1.一种从半导体晶片制造半导体封装的方法，所述半导体封装包括具有重新分布层的半导体芯片，所述方法包括步骤：
(a)在所述半导体晶片的至少部分上应用带组件，所述带组件包括带、粘合层、以及施加到所述粘合层的传导材料，所述粘合层位于邻近所述半导体晶片；
(b)以定义在所述半导体芯片的芯片焊垫的第一位置与要重新分布芯片焊垫的第二位置之间的路径的图案，将所述粘合层的部分粘合至所述半导体晶片上的所述半导体芯片的表面；以及
(c)去除所述带组件的部分，留下粘合到所述半导体晶片的、在所述步骤(b)中定义的粘合层的图案、以及施加至在所述步骤(b)中定义的粘合层的图案的传导材料。
2.如权利要求1所述的方法，其中，将所述粘合层的部分粘合至所述半导体芯片的表面的所述步骤(b)包括步骤：沿着定义所述第一位置与第二位置之间的路径的图案，加热所述粘合层与所述半导体芯片的表面之间的界面。
3.如权利要求2所述的方法，其中，沿着定义所述第一位置与第二位置之间的路径的图案加热所述粘合层与所述半导体芯片的表面之间的界面的所述步骤包括用激光器加热所述界面的步骤。
4.如权利要求1所述的方法，其中，去除所述带组件的部分的所述步骤(c)包括拉开带的步骤。
5.如权利要求4所述的方法，其中，去除所述带组件的部分的所述步骤(c)还包括步骤：随着所述带，拉开未在所述步骤(b)中粘合至半导体芯片的表面的传导材料和粘合层的部分。
6.如权利要求1所述的方法，其中，去除所述带组件的部分的所述步骤(c)包括步骤：将在所述步骤(b)中粘合至半导体芯片的表面的粘合层的部分从在所述步骤(b)中未粘合至半导体芯片的表面的粘合层的部分分开。
7.如权利要求1所述的方法，还包括通过下列步骤形成带组件：
(d)在所述粘合层上沉积所述传导材料；以及
(e)将所述粘合层和传导材料施加至所述带。
8.如权利要求1所述的方法，还包括步骤(f)：将所述第一芯片焊垫电耦接至在所述步骤(c)中留下的所述传导材料的末端。
9.如权利要求8所述的方法，还包括步骤(g)：将在所述步骤(c)中留下的所述传导材料的第二末端电耦接至在所述第二位置的第二芯片焊垫。
10.如权利要求1所述的方法，还包括步骤(h)：在去除所述带组件的部分的所述步骤(c)之后，从所述半导体晶片分割所述半导体芯片。
11.一种半导体芯片，包括：
集成电路；以及
在所述集成电路上形成的重新分布图案，所述重新分布图案包括：
以所述重新分布图案的图案粘合至所述半导体芯片的表面的粘合材料，以及
沉积在所述粘合材料上的传导材料。
12.如权利要求11所述的半导体芯片，其中，所述传导材料是钛和铝中的至少一个。
13.如权利要求11所述的半导体芯片，其中，在所述粘合材料上，所述传导材料具有在1和5微米之间的厚度。
14.如权利要求11所述的半导体芯片，其中，在所述粘合材料上，所述传导材料具有在1和3微米之间的厚度。
15.如权利要求11所述的半导体芯片，其中，通过激光器以所述重新分布图案的图案加热所述粘合材料，以所述重新分布图案的图案将所述粘合材料粘合至所述半导体芯片的表面。
16.如权利要求11所述的半导体芯片，其中，所述集成电路是闪存电路。
17.如权利要求11所述的半导体芯片，其中，所述集成电路是用于闪存的控制器电路。
CN2008800224541A 2007-06-28 2008-06-27 具有重新分布层的半导体芯片 Active CN101765911B (zh)

Applications Claiming Priority (5)

Application Number Priority Date Filing Date Title
US11/769,927 2007-06-28
US11/769,937 2007-06-28
US11/769,927 US7772047B2 (en) 2007-06-28 2007-06-28 Method of fabricating a semiconductor die having a redistribution layer
US11/769,937 US7763980B2 (en) 2007-06-28 2007-06-28 Semiconductor die having a distribution layer
PCT/US2008/068542 WO2009006284A2 (en) 2007-06-28 2008-06-27 Semiconductor die having a redistribution layer

Publications (2)

Publication Number Publication Date
CN101765911A true CN101765911A (zh) 2010-06-30
CN101765911B CN101765911B (zh) 2012-06-27

Family

ID=40226779

Family Applications (1)

Application Number Title Priority Date Filing Date
CN2008800224541A Active CN101765911B (zh) 2007-06-28 2008-06-27 具有重新分布层的半导体芯片

Country Status (5)

Country Link
EP (1) EP2179442A4 (zh)
KR (1) KR101475467B1 (zh)
CN (1) CN101765911B (zh)
TW (1) TWI371807B (zh)
WO (1) WO2009006284A2 (zh)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN106465546A (zh) * 2014-02-28 2017-02-22 At&S奥地利科技与系统技术股份公司 用于生产嵌入了传感器晶片的印刷电路板的方法，以及印刷电路板
CN106469657A (zh) * 2015-08-14 2017-03-01 晟碟半导体（上海）有限公司 具有间隔体层的半导体装置、其形成方法和间隔体层带

Families Citing this family (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9196509B2 (en) 2010-02-16 2015-11-24 Deca Technologies Inc Semiconductor device and method of adaptive patterning for panelized packaging
US9177926B2 (en) 2011-12-30 2015-11-03 Deca Technologies Inc Semiconductor device and method comprising thickened redistribution layers
US10373870B2 (en) 2010-02-16 2019-08-06 Deca Technologies Inc. Semiconductor device and method of packaging
US9576919B2 (en) 2011-12-30 2017-02-21 Deca Technologies Inc. Semiconductor device and method comprising redistribution layers
US10672624B2 (en) 2011-12-30 2020-06-02 Deca Technologies Inc. Method of making fully molded peripheral package on package device
US9831170B2 (en) 2011-12-30 2017-11-28 Deca Technologies, Inc. Fully molded miniaturized semiconductor module
US10050004B2 (en) 2015-11-20 2018-08-14 Deca Technologies Inc. Fully molded peripheral package on package device
US9613830B2 (en) 2011-12-30 2017-04-04 Deca Technologies Inc. Fully molded peripheral package on package device
WO2015138359A1 (en) * 2014-03-10 2015-09-17 Deca Technologies Inc. Semiconductor device and method comprising thickened redistribution layers
US10573601B2 (en) 2016-09-19 2020-02-25 Deca Technologies Inc. Semiconductor device and method of unit specific progressive alignment
US10157803B2 (en) 2016-09-19 2018-12-18 Deca Technologies Inc. Semiconductor device and method of unit specific progressive alignment
US11056453B2 (en) 2019-06-18 2021-07-06 Deca Technologies Usa, Inc. Stackable fully molded semiconductor structure with vertical interconnects

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN87107692A (zh) * 1986-11-13 1988-05-25 Mt化学公司 半导体器件的制造方法
US6011314A (en) * 1999-02-01 2000-01-04 Hewlett-Packard Company Redistribution layer and under bump material structure for converting periphery conductive pads to an array of solder bumps
US6036809A (en) * 1999-02-16 2000-03-14 International Business Machines Corporation Process for releasing a thin-film structure from a substrate
JP2001323228A (ja) * 2000-05-15 2001-11-22 Nitto Denko Corp 加熱剥離型粘着シート
JP2002076576A (ja) * 2000-08-23 2002-03-15 Nec Corp 配線パターン形成方法およびその方法に用いられる原版
US6847105B2 (en) * 2001-09-21 2005-01-25 Micron Technology, Inc. Bumping technology in stacked die configurations
US6965160B2 (en) * 2002-08-15 2005-11-15 Micron Technology, Inc. Semiconductor dice packages employing at least one redistribution layer
US20040191955A1 (en) * 2002-11-15 2004-09-30 Rajeev Joshi Wafer-level chip scale package and method for fabricating and using the same
JP2005085799A (ja) * 2003-09-04 2005-03-31 Seiko Epson Corp 成膜方法、配線パターンの形成方法、半導体装置の製造方法、電気光学装置、及び電子機器
US7410825B2 (en) * 2005-09-15 2008-08-12 Eastman Kodak Company Metal and electronically conductive polymer transfer

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN106465546A (zh) * 2014-02-28 2017-02-22 At&S奥地利科技与系统技术股份公司 用于生产嵌入了传感器晶片的印刷电路板的方法，以及印刷电路板
CN106465546B (zh) * 2014-02-28 2019-08-23 At&S奥地利科技与系统技术股份公司 用于生产嵌入了传感器晶片的印刷电路板的方法，以及印刷电路板
CN106469657A (zh) * 2015-08-14 2017-03-01 晟碟半导体（上海）有限公司 具有间隔体层的半导体装置、其形成方法和间隔体层带
CN106469657B (zh) * 2015-08-14 2020-03-31 晟碟半导体（上海）有限公司 具有间隔体层的半导体装置、其形成方法和间隔体层带

Also Published As

Publication number Publication date
WO2009006284A3 (en) 2009-04-09
EP2179442A4 (en) 2013-08-07
WO2009006284A2 (en) 2009-01-08
TWI371807B (en) 2012-09-01
EP2179442A2 (en) 2010-04-28
CN101765911B (zh) 2012-06-27
KR101475467B1 (ko) 2014-12-22
KR20100034756A (ko) 2010-04-01
TW200910474A (en) 2009-03-01

Similar Documents

Publication Publication Date Title
CN101765911B (zh) 具有重新分布层的半导体芯片
KR101718011B1 (ko) 반도체 패키지 및 그 제조방법
CN103872028B (zh) 半导体组合件、堆叠式半导体装置及制造半导体组合件及堆叠式半导体装置的方法
US8198135B2 (en) Method for producing flexible integrated circuits which may be provided contiguously
TW395033B (en) Process for manufacturing a semiconductor package and circuit board aggregation
US8212360B2 (en) Semiconductor die having a redistribution layer
CN101414603B (zh) 层叠半导体封装及其制造方法
CN104752380B (zh) 半导体装置
US20090065902A1 (en) Method of forming a semiconductor die having a sloped edge for receiving an electrical connector
US8294251B2 (en) Stacked semiconductor package with localized cavities for wire bonding
US7772047B2 (en) Method of fabricating a semiconductor die having a redistribution layer
CN108695284A (zh) 包括纵向集成半导体封装体组的半导体设备
US20100148340A1 (en) Semiconductor device and method of manufacturing the same
US9209159B2 (en) Hidden plating traces
US8470640B2 (en) Method of fabricating stacked semiconductor package with localized cavities for wire bonding
US20080128879A1 (en) Film-on-wire bond semiconductor device
KR100726892B1 (ko) 3차원 칩 적층 패키지 모듈 및 이의 제조방법
TWI475606B (zh) 非均勻真空分佈晶粒附著尖端
JP2002343904A (ja) 半導体装置
KR101054492B1 (ko) 적층용 단위 칩의 제조방법과, 단위 칩을 이용한 3차원 적층 칩 및 그 제조방법
CN111599694B (zh) 半导体封装方法
JP4452767B2 (ja) 半導体装置およびその製造方法

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
ASS Succession or assignment of patent right

Owner name: SANDISK CORPORATION

Free format text: FORMER OWNER: SANDISK CORP.

Effective date: 20120625

C41 Transfer of patent application or patent right or utility model
TR01 Transfer of patent right

Effective date of registration: 20120625

Address after: Texas, USA

Patentee after: SANDISK TECHNOLOGIES Inc.

Address before: California, USA

Patentee before: Sandisk Corp.

C56 Change in the name or address of the patentee
CP01 Change in the name or title of a patent holder

Address after: Texas, USA

Patentee after: SANDISK TECHNOLOGIES LLC

Address before: Texas, USA

Patentee before: SANDISK TECHNOLOGIES Inc.

TR01 Transfer of patent right

Effective date of registration: 20220304

Address after: Delaware

Patentee after: Walden Technology Co.,Ltd.

Address before: Texas, USA

Patentee before: SANDISK TECHNOLOGIES LLC

TR01 Transfer of patent right
CP02 Change in the address of a patent holder

Address after: ottawa

Patentee after: Walden Technology Co.,Ltd.

Address before: Delaware

Patentee before: Walden Technology Co.,Ltd.

CP02 Change in the address of a patent holder
TR01 Transfer of patent right
TR01 Transfer of patent right

Effective date of registration: 20220722

Address after: Taiwan, Hsinchu, China Science Industry Park, Hsinchu Road, force six, No. eight

Patentee after: Taiwan Semiconductor Manufacturing Co.,Ltd.

Address before: ottawa

Patentee before: Walden Technology Co.,Ltd.