CN101477830A - 基于动态随机存取存储器核心的多端口存储器 - Google Patents

基于动态随机存取存储器核心的多端口存储器 Download PDF

Info

Publication number
CN101477830A
CN101477830A CNA2008101849513A CN200810184951A CN101477830A CN 101477830 A CN101477830 A CN 101477830A CN A2008101849513 A CNA2008101849513 A CN A2008101849513A CN 200810184951 A CN200810184951 A CN 200810184951A CN 101477830 A CN101477830 A CN 101477830A
Authority
CN
China
Prior art keywords
port
signal
instruction
input
data
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CNA2008101849513A
Other languages
English (en)
Chinese (zh)
Inventor
松崎康郎
铃木孝章
山崎雅文
川崎健一
鎌田心之介
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Fujitsu Semiconductor Ltd
Original Assignee
Fujitsu Semiconductor Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Semiconductor Ltd filed Critical Fujitsu Semiconductor Ltd
Publication of CN101477830A publication Critical patent/CN101477830A/zh
Pending legal-status Critical Current

Links

Images

Landscapes

  • Dram (AREA)
CNA2008101849513A 2000-12-20 2001-11-26 基于动态随机存取存储器核心的多端口存储器 Pending CN101477830A (zh)

Applications Claiming Priority (6)

Application Number Priority Date Filing Date Title
JP387891/2000 2000-12-20
JP2000387891A JP5070656B2 (ja) 2000-12-20 2000-12-20 半導体記憶装置
JP399052/2000 2000-12-27
JP398893/2000 2000-12-27
JP034361/2001 2001-02-09
JP037547/2001 2001-02-14

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
CNB011393580A Division CN1271636C (zh) 2000-12-20 2001-11-26 基于动态随机存取存储器核心的多端口存储器

Publications (1)

Publication Number Publication Date
CN101477830A true CN101477830A (zh) 2009-07-08

Family

ID=18854729

Family Applications (8)

Application Number Title Priority Date Filing Date
CN 200510083508 Expired - Fee Related CN1734668B (zh) 2000-12-20 2001-11-26 基于动态随机存取存储器核心的多端口存储器
CN2008101849551A Expired - Fee Related CN101452737B (zh) 2000-12-20 2001-11-26 基于动态随机存取存储器核心的多端口存储器
CNB200610054989XA Expired - Fee Related CN100530417C (zh) 2000-12-20 2001-11-26 基于动态随机存取存储器核心的多端口存储器
CN2008101849509A Expired - Fee Related CN101477829B (zh) 2000-12-20 2001-11-26 基于动态随机存取存储器核心的多端口存储器
CN2009101503100A Expired - Fee Related CN101582290B (zh) 2000-12-20 2001-11-26 基于动态随机存取存储器核心的多端口存储器及其控制方法
CNB2006100549902A Expired - Fee Related CN100530418C (zh) 2000-12-20 2001-11-26 基于动态随机存取存储器核心的多端口存储器
CN2006101212012A Expired - Fee Related CN1905059B (zh) 2000-12-20 2001-11-26 基于动态随机存取存储器核心的多端口存储器及其控制方法
CNA2008101849513A Pending CN101477830A (zh) 2000-12-20 2001-11-26 基于动态随机存取存储器核心的多端口存储器

Family Applications Before (7)

Application Number Title Priority Date Filing Date
CN 200510083508 Expired - Fee Related CN1734668B (zh) 2000-12-20 2001-11-26 基于动态随机存取存储器核心的多端口存储器
CN2008101849551A Expired - Fee Related CN101452737B (zh) 2000-12-20 2001-11-26 基于动态随机存取存储器核心的多端口存储器
CNB200610054989XA Expired - Fee Related CN100530417C (zh) 2000-12-20 2001-11-26 基于动态随机存取存储器核心的多端口存储器
CN2008101849509A Expired - Fee Related CN101477829B (zh) 2000-12-20 2001-11-26 基于动态随机存取存储器核心的多端口存储器
CN2009101503100A Expired - Fee Related CN101582290B (zh) 2000-12-20 2001-11-26 基于动态随机存取存储器核心的多端口存储器及其控制方法
CNB2006100549902A Expired - Fee Related CN100530418C (zh) 2000-12-20 2001-11-26 基于动态随机存取存储器核心的多端口存储器
CN2006101212012A Expired - Fee Related CN1905059B (zh) 2000-12-20 2001-11-26 基于动态随机存取存储器核心的多端口存储器及其控制方法

Country Status (2)

Country Link
JP (1) JP5070656B2 (ja)
CN (8) CN1734668B (ja)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101908366A (zh) * 2010-05-26 2010-12-08 秉亮科技（苏州）有限公司 用单端口存储单元实现多端口存储器的自定时控制方法
CN102622192A (zh) * 2012-02-27 2012-08-01 北京理工大学 一种弱相关多端口并行存储控制器
CN105573931A (zh) * 2015-12-05 2016-05-11 中国航空工业集团公司洛阳电光设备研究所 一种双口ram的访问方法及装置

Families Citing this family (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4997663B2 (ja) * 2000-12-27 2012-08-08 富士通セミコンダクター株式会社 マルチポートメモリおよびその制御方法
JP4783501B2 (ja) * 2000-12-27 2011-09-28 富士通セミコンダクター株式会社 半導体記憶装置
JP4824180B2 (ja) * 2001-02-09 2011-11-30 富士通セミコンダクター株式会社 半導体記憶装置
JP5028710B2 (ja) * 2001-02-14 2012-09-19 富士通セミコンダクター株式会社 半導体記憶装置
KR100689863B1 (ko) * 2005-12-22 2007-03-08 삼성전자주식회사 반도체 메모리 장치 및 그에 따른 방법
US7908501B2 (en) * 2007-03-23 2011-03-15 Silicon Image, Inc. Progressive power control of a multi-port memory device
JP5333398B2 (ja) * 2010-09-30 2013-11-06 富士通セミコンダクター株式会社 マルチポートメモリおよびその制御方法
TWI524181B (zh) 2014-10-13 2016-03-01 晨星半導體股份有限公司 記憶體管理裝置及記憶體管理方法
CN105589656B (zh) * 2014-10-20 2018-10-09 晨星半导体股份有限公司 存储器管理装置及存储器管理方法
US9721640B2 (en) * 2015-12-09 2017-08-01 Intel Corporation Performance of additional refresh operations during self-refresh mode
US10545675B2 (en) * 2016-08-22 2020-01-28 SK Hynix Inc. Memory system including multi-interfaces
US10032500B2 (en) * 2016-10-07 2018-07-24 Tc Lab, Inc. Memory disturb recovery scheme for cross-point memory arrays
US10446248B1 (en) * 2018-04-23 2019-10-15 Micron Technology, Inc. Non-volatile memory devices and systems with read-only memory features and methods for operating the same
US11049565B2 (en) 2018-04-23 2021-06-29 Micron Technology, Inc. Non-volatile memory devices and systems with volatile memory features and methods for operating the same
CN110299164B (zh) * 2019-06-28 2021-10-26 西安紫光国芯半导体有限公司 一种自适应dram刷新控制方法和dram刷新控制器
CN112069768A (zh) * 2020-09-08 2020-12-11 天津飞腾信息技术有限公司 一种针对双端口sram输入输出延时优化的方法
CN114911741B (zh) * 2021-02-08 2024-04-19 南京宏泰半导体科技股份有限公司 一种基于浮动地址系统的信号同步方法及装置

Family Cites Families (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6455794A (en) * 1987-08-26 1989-03-02 Nec Corp Semiconductor memory
US4796232A (en) * 1987-10-20 1989-01-03 Contel Corporation Dual port memory controller
US5001671A (en) * 1989-06-27 1991-03-19 Vitelic Corporation Controller for dual ported memory
JPH03105788A (ja) * 1989-09-19 1991-05-02 Fujitsu Ltd 半導体記憶装置
JPH03175713A (ja) * 1989-12-04 1991-07-30 Murata Mfg Co Ltd 圧電共振子とその製造方法
JP2673390B2 (ja) * 1991-03-13 1997-11-05 三菱電機株式会社 マルチポートメモリ
JP3169639B2 (ja) * 1991-06-27 2001-05-28 日本電気株式会社 半導体記憶装置
US5587957A (en) * 1995-09-29 1996-12-24 Intel Corporation Circuit for sharing a memory of a microcontroller with an external device
US5768211A (en) * 1996-07-31 1998-06-16 Cypress Semiconductor Corporation Multi-port arbitration for high performance width expansion
CN1178986A (zh) * 1996-08-07 1998-04-15 冲电气工业株式会社 存储装置及其控制方法
US5946262A (en) * 1997-03-07 1999-08-31 Mitsubishi Semiconductor America, Inc. RAM having multiple ports sharing common memory locations
US6078527A (en) * 1997-07-29 2000-06-20 Motorola, Inc. Pipelined dual port integrated circuit memory
US5923608A (en) * 1997-10-31 1999-07-13 Vlsi Technology, Inc. Scalable N-port memory structures
TW451215B (en) * 1998-06-23 2001-08-21 Motorola Inc Pipelined dual port integrated circuit memory
JP2000163969A (ja) * 1998-09-16 2000-06-16 Fujitsu Ltd 半導体記憶装置
JP2000268573A (ja) * 1999-03-18 2000-09-29 Mitsubishi Electric Corp 半導体記憶装置
JP4783501B2 (ja) * 2000-12-27 2011-09-28 富士通セミコンダクター株式会社 半導体記憶装置
JP4824180B2 (ja) * 2001-02-09 2011-11-30 富士通セミコンダクター株式会社 半導体記憶装置
JP4997663B2 (ja) * 2000-12-27 2012-08-08 富士通セミコンダクター株式会社 マルチポートメモリおよびその制御方法
JP5028710B2 (ja) * 2001-02-14 2012-09-19 富士通セミコンダクター株式会社 半導体記憶装置

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101908366A (zh) * 2010-05-26 2010-12-08 秉亮科技（苏州）有限公司 用单端口存储单元实现多端口存储器的自定时控制方法
CN102622192A (zh) * 2012-02-27 2012-08-01 北京理工大学 一种弱相关多端口并行存储控制器
CN105573931A (zh) * 2015-12-05 2016-05-11 中国航空工业集团公司洛阳电光设备研究所 一种双口ram的访问方法及装置
CN105573931B (zh) * 2015-12-05 2019-10-15 中国航空工业集团公司洛阳电光设备研究所 一种双口ram的访问方法及装置

Also Published As

Publication number Publication date
JP2002190197A (ja) 2002-07-05
CN1905059A (zh) 2007-01-31
CN101582290A (zh) 2009-11-18
CN1734668B (zh) 2010-05-05
CN101477829B (zh) 2012-05-23
CN101477829A (zh) 2009-07-08
CN101582290B (zh) 2010-12-08
CN1828766A (zh) 2006-09-06
CN100530418C (zh) 2009-08-19
CN101452737A (zh) 2009-06-10
CN101452737B (zh) 2011-02-02
CN100530417C (zh) 2009-08-19
JP5070656B2 (ja) 2012-11-14
CN1734668A (zh) 2006-02-15
CN1832028A (zh) 2006-09-13
CN1905059B (zh) 2011-10-12

Similar Documents

Publication Publication Date Title
CN1905059B (zh) 基于动态随机存取存储器核心的多端口存储器及其控制方法
KR100801119B1 (ko) 디램 코어를 기반으로 한 다중 포트 메모리
US8687456B2 (en) Multi-port memory based on DRAM core
TWI517151B (zh) 半導體記憶裝置
JPS60136086A (ja) 半導体記憶装置
JPH09507948A (ja) 同期式ｎａｎｄ型ｄｒａｍアーキテクチャ
JPH0684351A (ja) クロック同期型半導体記憶装置およびそのアクセス方法
JP4783501B2 (ja) 半導体記憶装置
JP5028710B2 (ja) 半導体記憶装置
JP4824180B2 (ja) 半導体記憶装置
JP2002197864A (ja) マルチポートメモリおよびその制御方法
JPH01137492A (ja) 半導体装置
JP5333398B2 (ja) マルチポートメモリおよびその制御方法
JPH0660657A (ja) 半導体記憶装置

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C02 Deemed withdrawal of patent application after publication (patent law 2001)
WD01 Invention patent application deemed withdrawn after publication

Open date: 20090708