CN101465670A - Method and circuit for eliminating two-shipper control circuit dithering - Google Patents
Method and circuit for eliminating two-shipper control circuit dithering Download PDFInfo
- Publication number
- CN101465670A CN101465670A CNA2007103037900A CN200710303790A CN101465670A CN 101465670 A CN101465670 A CN 101465670A CN A2007103037900 A CNA2007103037900 A CN A2007103037900A CN 200710303790 A CN200710303790 A CN 200710303790A CN 101465670 A CN101465670 A CN 101465670A
- Authority
- CN
- China
- Prior art keywords
- signal
- plate
- condition indicative
- jitter elimination
- output
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Landscapes
- Synchronisation In Digital Transmission Systems (AREA)
Abstract
The invention provides a method of eliminating jitter of dual computer control circuit and a jitter elimination circuit. the jitter elimination circuit comprises a jitter judgment unit and a first signal output unit; wherein, the jitter judgment unit is used for judging if the state indication signal of a circuit board has jitter according to the dual computer switching signal and the state indication signal of the circuit board, and outputting a jitter elimination control signal; the first signal output unit is used for selecting the state indication signal of the circuit board or a forced signal of a forced circuit board in primary state to be used as the first signal output according to the jitter elimination control signal output by the jitter judgment unit; the first signal is used for determine the primary and spare states of the circuit board again. Based on the circuit and method in the invention, the jitter of the state indication signal of a primary circuit board can be eliminated during the plug in-out process of a spare circuit board.
Description
Technical field
The present invention relates to a kind of hot plug technology field, be specifically related to a kind of method and jitter elimination circuit of in hot plug process, eliminating the shake of two-shipper control circuit.
Background technology
In order to improve the reliability of communication apparatus, in equipment, adopt the redundant technique of activestandby hot backup usually.Activestandby hot backup is meant that two identical veneers work simultaneously, and wherein veneer is in and mainly uses state, and another veneer is a stand-by state.When the master was broken down with veneer, system switched to trouble-free standby board, takes over original master by standby board and works with veneer.Simultaneously, for fear of the work of interrupting device, existing communication apparatus is all supported hot plug technology usually.Hot plug technology allows the user in shutdown system not, inserts or the extraction device parts under the situation of not cutting off the electricity supply.
Below simply introduce two-shipper control circuit of the prior art.So-called " two-shipper " can be understood as two veneers, comprises main with veneer and standby board.In activestandby hot backup, can coordinate the work of two veneers by the two-shipper control circuit.Please refer to Fig. 1, be the schematic diagram of two-shipper control circuit of the prior art, wherein, the circuit of the circuit of A side and B side is symmetry fully, and the circuit of A side is arranged on the veneer, and the circuit of B side is arranged on another veneer.Veneer can be inserted backboard by the connector between veneer and the backboard (for example comprising plug and socket).
In this manual, with " 1 " expression high level, with " 0 " expression low level.
Implication for each signal among Fig. 1 please refer to table 1, after two veneers all insert backboard, can communicate by the holding wire on the backboard.Wherein, the ACT_T signal of A side output offers the ACT_R of B side via backboard, and the Link_O signal of A side offers the Link_I signal of B side via backboard; Symmetrical, the ACT_T of B side and Link_O signal also offer the ACT_R and the Link_I signal of A side via backboard.The major function of two-shipper control circuit comprises:
1) eliminate the two-shipper master and use phenomenon, promptly avoiding two veneers is the main state of using simultaneously;
2) active and standby vibration is eliminated in single-board operation state locking;
3) only allow to initiate active and standby switching with veneer the main veneer A CT_T=0 that uses by main;
4) realize resetting switchings, manually switch, software switches, lead and switch with single board default;
5) to plate when not on the throne, forcing this plate is main using.
| Signal name | Signal type | The explanation of signal implication |
| ACT_R | Input | From two-shipper control signal to plate. |
| ACT_T | Output | The condition indicative signal of this plate is indicated this plate master usefulness, stand-by state, and wherein, 0 expression is main to be used; 1 expression is standby. |
| CTL | Input | Two-shipper is switched enable signal, and software enables two-shipper and switches On/Off control (0: close the two-shipper switch function, it is standby putting this machine, 1: open two-shipper control, allow two-shipper to switch). |
| Link_I | Input | To plate indication input signal on the throne, Link_I=0, on the throne to plate, allow two-shipper control; Link_I=1, not on the throne to plate, it is main with (ACT_T=0) forcing this plate. |
| Link_O | Output | To plate indication output signal on the throne, Link_O=0, inform plate: this plate is on the throne, allows two-shipper control; Link_O is unsettled, and inform plate: this plate is not on the throne. |
| SW | Input | The two-shipper changeover signal, the state that is used to control main board is switched: at main board side: SW=0, the expression claimed condition is switched, and this plate is reduced to stand-by state (ACT_T becomes 1 by 0), plate is upgraded to main with state (ACT_T becomes 0 by 1); SW=1, the expression stateless is switched, and promptly the master of main board remains unchanged with state.At standby plate side (ACT_T=1): the SW invalidating signal. |
Table 1
When backboard only is inserted with a veneer, as insert A side veneer, from circuit shown in Figure 1 as can be seen, because B side veneer does not insert, the Link_I signal pin of A side veneer is unsettled, therefore, the Link_I signal of A side veneer is pulled to high level, according to the signal definition in the table 1, since not on the throne to plate (being B side veneer), at this moment, it is main using that the two-shipper control circuit is forced this plate (being A side veneer), promptly select 1 logical device to select low level to export to the ACT_T of this plate by two 2, thereby realize when having only a veneer on the throne, forcing this veneer is main using.
When being inserted with two veneers on the backboard, suppose that A side veneer is main usefulness, B side veneer is standby, at this moment, and A side: ACT_T=0, ACT_R=1, SW=1, Link_I=0, two 2 are selected the signal of the C pin output that 1 logical block will select NAND gate 1 to give ACT_T; Similarly, at B side: ACT_T=1, ACT_R=0,, Link_I=0, two 2 are selected the signal of the F pin output that 1 logical device will select NAND gate 2 to give ACT_T.
The shortcoming of above-mentioned two-shipper control circuit is that the plug standby board can influence main master with veneer and use state.Still be the example explanation with Fig. 1: suppose that A side veneer is main usefulness, C point signal is " 0 "; B side veneer is standby, and F point signal is " 1 ".Charged insertion or when extracting standby board (B side veneer), in the plug process, B side veneer device plays pendulum, the low level burr can appear on its ACT_T signal of exporting, thereby causing A side master is low level " 0 " with the ACT_R signal (the A pin input signal of NAND gate) of veneer, and then C pin output signal becomes " 1 ", causes the ACT_T=1 of A side veneer output, promptly A side veneer by main with reducing to stand-by state.When standby plate extract or insert stable after, the A pin signal of NAND gate becomes " 1 " again, C pin signal becomes " 0 ", and then ACT_T=0, promptly A side veneer reverts to the main state of using again.
As seen from the above analysis, in the process of plug standby board, because the low level burr appears in the signal (ACT_R) of standby board output, cause main condition indicative signal ACT_T to shake with veneer, and system judges that by the ACT__T signal this plate master uses, stand-by state, therefore, the shake on the ACT_T will cause the master to reduce to stand-by state or be in stand-by state in the short time with veneer, thereby have influence on main operate as normal with veneer.
Summary of the invention
Technical problem to be solved by this invention provides a kind of method and jitter elimination circuit of eliminating the shake of two-shipper control circuit, be used for process at the plug standby board, eliminate the shake on the main condition indicative signal ACT_T of veneer of using, avoid the main situation that occurs job insecurity with veneer
For solving the problems of the technologies described above, it is as follows to the invention provides scheme:
A kind of jitter elimination circuit is applied to the jitter elimination of the condition indicative signal of this plate, and described jitter elimination circuit comprises:
The shake judging unit is used for the condition indicative signal according to two-shipper changeover signal and this plate, judge whether the shaking of condition indicative signal of this plate, and output jitter is eliminated control signal;
First signal output unit, be used for jitter elimination control signal according to described shake judging unit output, selecting the condition indicative signal of this plate or forcing this board status is to lead with the forced signal of state to export as first signal, and described first signal is used to redefine this plate master usefulness, stand-by state.
Jitter elimination circuit of the present invention, wherein, described shake judging unit comprises first buffer unit and logic judgment unit;
Described first buffer unit is used to receive the also condition indicative signal of this plate of buffer memory, the condition indicative signal in a last clock cycle of output current time;
Described logic judgment unit, be used for switching control when two-shipper changeover signal indication stateless, the condition indicative signal of this plate of a described last clock cycle and current time is indicated the state of this plate respectively when being primary and backup, judge that the condition indicative signal of this plate shakes, and output requires to carry out the jitter elimination control signal of jitter elimination; Indicating the state of this plate respectively when the condition indicative signal of this plate of a last clock cycle and current time is the standby and main time spent, judges that the condition indicative signal of this plate is not shaken, and the jitter elimination control signal of jitter elimination is not carried out in output; When the condition indicative signal of this plate of a last clock cycle and current time indicated the state of this plate not change, the jitter elimination control signal of output remained unchanged.
Jitter elimination circuit of the present invention, wherein, described shake judging unit comprises first buffer unit, second buffer unit and logic judgment unit;
Described first buffer unit is used for the condition indicative signal of this plate of buffer memory, and exports the condition indicative signal in a last clock cycle of current time;
Described second buffer unit links to each other with first buffer unit, and the signal that first buffer unit is exported carries out buffer memory, the condition indicative signal of last two clock cycle of output current time;
Described logic judgment unit, be used for switching control when the two-shipper changeover signal is designated as stateless, the condition indicative signal of this plate in described last two clock cycle and a last clock cycle is indicated the state of this plate respectively when being primary and backup, judge on the condition indicative signal of this plate and shake, and output requires to carry out the jitter elimination control signal of jitter elimination; Indicating the state of this plate respectively when the condition indicative signal of this plate in last two clock cycle and a last clock cycle is the standby and main time spent, judges that the condition indicative signal of this plate is not shaken, and the jitter elimination control signal of jitter elimination is not carried out in output; When the condition indicative signal of this plate in last two clock cycle and a last clock cycle indicated the state of this plate not change, the jitter elimination control signal of output remained unchanged.
Jitter elimination circuit of the present invention, wherein, described first signal output unit comprises first selected cell;
Described first selected cell is used for judging according to the jitter elimination control signal of described shake judging unit output: when requiring to carry out jitter elimination, select described forced signal to export as described first signal; When not carrying out jitter elimination, select the condition indicative signal of this plate to export as described first signal.
Jitter elimination circuit of the present invention, wherein, described first signal output unit is further used for the clock index signal according to the outside input, and selecting the condition indicative signal of this plate or indicating this board status is that main forced signal with state is exported as described first signal.
Jitter elimination circuit of the present invention, wherein, described first signal output unit comprises first selected cell and second selected cell;
Described second selected cell is used to receive the outside clock index signal of importing, and judges whether clock is normal, when clock is normal, triggers described first selected cell; When clock is undesired, select the condition indicative signal of this plate to export as described first signal;
Described first selected cell, be used for after being triggered by described second selected cell, judge according to the jitter elimination control signal: when requiring to carry out jitter elimination, select described forced signal to export as described first signal, when not carrying out jitter elimination, select the condition indicative signal of this plate to export as described first signal.
The present invention also provides a kind of method of eliminating the shake of two-shipper control circuit, may further comprise the steps:
A according to the condition indicative signal of two-shipper changeover signal and this plate, judges whether the condition indicative signal of this plate is shaken, and output jitter is eliminated control signal;
B, according to described jitter elimination control signal, selecting the condition indicative signal of this plate or forcing this board status is to lead with the forced signal of state to export as first signal, described first signal is used to redefine this plate master usefulness, stand-by state.
Method of the present invention, wherein, in the described steps A, whether the described condition indicative signal of judging this plate shake takes place comprises:
When two-shipper changeover signal indication stateless is switched control, the condition indicative signal of this plate of a described last clock cycle and current time is indicated the state of this plate respectively when being primary and backup, judge that the condition indicative signal of this plate shakes, and output requires to carry out the jitter elimination control signal of jitter elimination; Indicating the state of this plate respectively when the condition indicative signal of this plate of a last clock cycle and current time is the standby and main time spent, judges that the condition indicative signal of this plate is not shaken, and the jitter elimination control signal of jitter elimination is not carried out in output; When the condition indicative signal of this plate of a last clock cycle and current time indicated the state of this plate not change, the jitter elimination control signal of output remained unchanged.
Method of the present invention, wherein, described step B specifically comprises:
Jitter elimination control signal according to described shake judging unit output is judged: when requiring to carry out jitter elimination, select described forced signal to export as described first signal; When not carrying out jitter elimination, select the condition indicative signal of this plate to export as described first signal.
Method of the present invention wherein, also comprised before steps A:
Steps A 0 according to the clock index signal of outside input, judges whether clock is normal, when clock is normal, and execution in step A, otherwise, the condition indicative signal of this plate is exported as described first signal, and process ends.
The present invention also provides a kind of method of eliminating the shake of two-shipper control circuit, this plate to plate indication input pin on the throne and plate indication output pin on the throne is connected via backboard to plate, this buttress is according to described whether on the throne to plate to plate indication input signal detection on the throne on the plate indication input pin on the throne, wherein
The contact pin length to plate indication output pin on the throne in the connector between veneer and the backboard is made as contact pin length less than other pin in this connector, in the process of plug to plate, if this buttress according to described to plate indication input signal detection on the throne to not on the throne to plate, then forcing this plate is the main state of using.
From the above as can be seen, the method of jitter elimination circuit that the embodiment of the invention provided and the shake of elimination two-shipper control circuit, whether the condition indicative signal of judging this plate by jitter elimination circuit exists shake, and the shake on the condition indicative signal eliminated, thereby make this plate can not cause job insecurity because of plug to plate.Simultaneously, also further clock signal is monitored in the embodiment of the invention, under the situation that clock signal breaks down, still determined the operating state of this plate, thereby improved the reliability of described Method and circuits according to the condition indicative signal of this plate.The present invention also provides a kind of method of eliminating the shake of two-shipper control circuit, by the contact pin that the setting of specific signal pin is short, the shake on the simple and reliable condition indicative signal of having avoided this plate in the two-shipper control circuit.
Description of drawings
Fig. 1 is the schematic diagram of two-shipper control circuit of the prior art;
Fig. 2 eliminates the schematic diagram of master with the state machine of the ACT_T shake of veneer among the embodiment 1;
Fig. 3 is the annexation figure of the embodiment of the invention 1 described jitter elimination circuit and two-shipper control circuit;
Fig. 4 is the structural representation of the embodiment of the invention 1 described jitter elimination circuit;
Fig. 5 is the structural representation of the embodiment of the invention 2 described jitter elimination circuit.
Embodiment
The invention provides a kind of method and jitter elimination circuit of eliminating the shake of two-shipper control circuit, be used for process at the plug standby board, eliminate main with the shake on the condition indicative signal ACT_T of veneer, guarantee that the master is operated in the master with veneer and uses state, avoid the main situation that occurs job insecurity with veneer.The present invention is elaborated by specific embodiment below in conjunction with accompanying drawing.
＜embodiment 1 〉
In the process of plug standby board, if because the low level burr appears in the signal ACT_R of standby board output, cause main condition indicative signal ACT_T to shake with veneer, effect of jitter on ACT_T arrives main operating state with veneer, in the present embodiment by increasing jitter elimination circuit respectively in the A of two-shipper control circuit side and B side, in order to the shake on the ACT_T is eliminated, and redefine the work at present state of veneer according to the first signal ACT of jitter elimination circuit output.
The low level burr of ACT_R only to main influential with veneer, does not have influence to standby board.Its reason is: even the low level burr is arranged on the ACT_R of standby board, the state that this low level burr is finally also just purchased with veneer is standby, thereby can not change the work at present state of two veneers.Therefore, only need in the present embodiment to consider to be in mainly when using state, how to eliminate this master and use signal jitter on the ACT_T of veneer when veneer.
According to table 1 and Fig. 1 analysis as can be known, mainly switch to stand-by state with veneer and need to satisfy simultaneously two conditions: this plate current state be main with (being ACT_T=0) and two-shipper changeover signal with this plate by the master with switching to stand-by state (being SW=0).If when the two-shipper changeover signal forbid this plate by main when switching to stand-by state (being SW=1), mainly indicate but with the condition indicative signal of veneer that the generation of this plate is main uses standby switching, illustrate that then shake has taken place the ACT_T of this plate.
Figure 2 shows that and eliminate the schematic diagram of master with the state machine of the ACT_T shake of veneer.P_filter among Fig. 2 is the jitter elimination control signal, and whether be used for expression needs ACT_T is carried out the jitter elimination processing.Wherein, P_filter=0 represents that ACT_T does not shake, and at this moment, does not carry out jitter elimination and handles, and the ACT_T of two-shipper control circuit output will be by transparent transmission, i.e. ACT=ACT_T; P_filter=1 represents that ACT_T shakes, and at this moment, need carry out jitter elimination to ACT_T and handle, and the current state of for example forcing this plate is main with (promptly forcing ACT=0).
ACT_T among Fig. 2 (N) and ACT_T (N-1) represented the condition indicative signal ACT_T of this plate in a last clock cycle of current time and current time respectively.
As shown in Figure 2, the initial state after the state machine initialization is P_filter=0;
When the condition indicative signal of this plate indicated the state of this plate not change (being ACT (N-1)=0, ACT (N)=0 or ACT (N-1)=1, ACT (N)=1), state machine kept current P_filter=0 state;
Indicating this plate when the two-shipper changeover signal is the main state of using, to switch to stand-by state with state (be SW=1 by main and condition indicative signal is indicated this plate, ACT (N-1)=0, ACT (N)=1) time, at this moment, think that the condition indicative signal of this plate is shaken, therefore, state machine switches to the P_filter=1 state, need carry out jitter elimination to the ACT_T signal;
After entering the P_filter=1 state, (ACT (N-1)=1 when if the condition indicative signal of this plate still indicates this plate to be stand-by state, ACT (N)=1, do not consider that SW is 1 or 0 this moment), think that then the shake on this board status index signal still exists, state machine continues to keep the P_filter=1 state; Indicate this plate to switch to the master with state (being ACT (N-1)=1, ACT (N)=0) by standby up to condition indicative signal, at this moment, do not shake on the condition indicative signal of this plate, state machine then switches to the P_filter=0 state.
Please refer to Fig. 3, be the jitter elimination circuit that increases newly and the annexation figure of two-shipper control circuit, jitter elimination circuit can be passed through Digital Logical Circuits, as programmable logic device, realizes.As shown in Figure 3, the input signal of jitter elimination circuit comprises ACT_T, SW, CLK and CLK_STATU, and output signal is the first signal ACT.Wherein the implication of part signal please refer to table 2.
| Signal name | Signal type | The explanation of signal implication |
| ACT_T | Input | With the ACT_T signal in the table 1. |
| CLK | Input | The global clock signal is generally the clock of 10M with upper frequency. |
| CLK_STATU | Input | The clock index signal is used to indicate clock status: representing that when being 0 clock is normal, is to represent that clock broke down at 1 o'clock. |
| ACT | Output | First signal, what be used to redefine this plate is main with, stand-by state.Wherein, 0 expression is main uses; 1 expression is standby. |
Table 2
Figure 4 shows that the structural representation of jitter elimination circuit, as shown in Figure 4, this jitter elimination circuit comprises: the shake judging unit and first signal output unit.
Described shake judging unit is used for the condition indicative signal ACT_T according to two-shipper changeover signal SW and this plate, judges whether the condition indicative signal ACT_T of this plate shakes, and output jitter is eliminated control signal;
Described first signal output unit, be used for jitter elimination control signal according to described shake judging unit output, selecting the condition indicative signal of this plate or forcing this board status is to lead with the forced signal of state to export as first signal, and described first signal is used to redefine this plate master usefulness, stand-by state.
Wherein, described shake judging unit specifically comprises again: first buffer unit and logic judgment unit.
Described first buffer unit is used to receive the also condition indicative signal of this plate of buffer memory, the condition indicative signal in a last clock cycle of output current time;
Described logic judgment unit, be used for switching control (being SW=1) when the two-shipper changeover signal is designated as stateless, the condition indicative signal of this plate of a described last clock cycle and current time indicate respectively the state of this plate be primary and backup (be ACT_T (N-1)=0, ACT_T (N)=1) time, judge that the condition indicative signal of this plate shakes, output P_filter=1 requires that ACT_T is carried out jitter elimination and handles; It is standby and main with (being ACT_T (N-1)=1 indicating the state of this plate respectively when the condition indicative signal of this plate of a last clock cycle and current time, ACT_T (N)=0) time, judge not shake on the condition indicative signal of this plate, output P_filter=0 does not need that ACT_T is carried out jitter elimination and handles; Indicated the state of this plate when the condition indicative signal of this plate of a last clock cycle and current time and do not change (be ACT_T (N-1)=1, ACT_T (N)=1; Or ACT_T (N-1)=0, ACT_T (N)=0), the jitter elimination control signal of this moment output remains unchanged (promptly keep P_filter value constant).
Wherein, described first signal output unit specifically comprises first selected cell again.
Described first selected cell, concrete can be 2 selects 1 logical device, be used for judging according to the jitter elimination control signal of described shake judging unit output: when requiring to carry out jitter elimination (being P_filter=1), selecting to force this plate operating state is that the master exports as the described first signal ACT with the forced signal (being low level " 0 ") of state; When not carrying out jitter elimination (being P_filter=0), select the condition indicative signal of this plate to export as the described first signal ACT;
As can be seen, above-mentioned jitter elimination circuit is when judging that there is shake in ACT_T, by forcing ACT is the main state of using, system promptly can redefine the operating state of this plate according to ACT, thereby has realized eliminating the shake on the ACT_T, has guaranteed main operate as normal with veneer.
Based on above-mentioned jitter elimination circuit, present embodiment also provides a kind of method of eliminating the shake of two-shipper control circuit, in described two-shipper control circuit, this buttress is exported the condition indicative signal of this plate according to the two-shipper changeover signal with to the condition indicative signal of plate, said method comprising the steps of:
Step 11 according to the condition indicative signal of two-shipper changeover signal and this plate, judges whether the condition indicative signal of this plate is shaken, and output jitter is eliminated control signal;
Step 12, according to described jitter elimination control signal, selecting the condition indicative signal of this plate or forcing this board status is to lead with the forced signal of state to export as first signal, described first signal is used to redefine this plate master usefulness, stand-by state.
Here, in the described step 11, whether the described condition indicative signal of judging this plate shake takes place comprises:
When two-shipper changeover signal indication stateless is switched control, the condition indicative signal of this plate of a described last clock cycle and current time is indicated the state of this plate respectively when being primary and backup, judge that the condition indicative signal of this plate shakes, and output requires to carry out the jitter elimination control signal of jitter elimination; Indicating the state of this plate respectively when the condition indicative signal of this plate of a last clock cycle and current time is the standby and main time spent, judges that the condition indicative signal of this plate is not shaken, and the jitter elimination control signal of jitter elimination is not carried out in output; When the condition indicative signal of this plate of a last clock cycle and current time indicated the state of this plate not change, the jitter elimination control signal of output remained unchanged.
In the described step 12, judge according to the jitter elimination control signal of described shake judging unit output: when requiring to carry out jitter elimination, select described forced signal to export as described first signal; When not carrying out jitter elimination, select the condition indicative signal of this plate to export as described first signal.
＜embodiment 2 〉
Please refer to Fig. 5, be the structural representation of the described jitter elimination circuit of present embodiment.Compare with Fig. 4, the shake judging unit among Fig. 5 has increased by second buffer unit, and first signal output unit has increased by second selected cell.
Described first signal output unit, be further used for clock index signal according to the outside input, selecting the condition indicative signal of this plate or indicating this board status is that main forced signal with state is exported as described first signal, with the reliability of further raising jitter elimination circuit work.
Concrete, as shown in Figure 5, second buffer unit is used to receive the also condition indicative signal of this plate of buffer memory, the condition indicative signal ACT_T (N-1) in a last clock cycle of output current time.Here, after at first the ACT_T that the two-shipper control circuit is exported by second buffer unit carries out buffer memory, export to subsequent conditioning circuit again, with the phenomenons such as burr that may exist in the filtering ACT_T signal.
First buffer unit is used for the signal that buffer memory second buffer unit is exported, and exports the condition indicative signal ACT_T (N-2) of last two clock cycle in the current moment.
Logic judgment unit, be used for switching control when the two-shipper changeover signal is designated as stateless, the condition indicative signal of this plate in described last two clock cycle and a last clock cycle is indicated the state of this plate respectively (SW=1 when being primary and backup, ACT_T (N-2)=0, ACT_T (N-1)=1), judge on the condition indicative signal of this plate and shake, and output requires to carry out the jitter elimination control signal (promptly exporting P_filter=1) of jitter elimination; It is standby and main with (being ACT_T (N-2)=1 indicating the state of this plate respectively when the condition indicative signal of this plate in last two clock cycle and a last clock cycle, ACT_T (N-1)=0) time, judge not shake on the condition indicative signal of this plate, and the jitter elimination control signal (promptly exporting P_filter=0) of jitter elimination is not carried out in output; Indicated the state of this plate when the condition indicative signal of this plate in last two clock cycle and a last clock cycle and do not change (be ACT_T (N-2)=1, ACT_T (N-1)=1; Or ACT_T (N-2)=0, ACT_T (N-1)=0), promptly keep the P_filter value constant this moment.
Second selected cell is used to receive the outside clock index signal CLK_STATU that imports, and judges whether clock is normal, when clock is normal, trigger described first selected cell, when clock is undesired, select the condition indicative signal of this plate to export as described first signal.Here, described clock is meant the global clock signal CLK that shakes control unit.
Described first selected cell, be used for after being triggered by described second selected cell, judge according to the jitter elimination control signal: when requiring to carry out jitter elimination, select described forced signal to export as described first signal, when not carrying out jitter elimination, select the condition indicative signal of this plate to export as described first signal.
From the above as can be seen, in the present embodiment, when the clock signal breaks down, this circuit is with bypass jitter elimination module, and with the condition indicative signal of this plate directly as described first signal output, thereby this jitter elimination circuit still can be judged the operating state of this plate based on the condition indicative signal of this plate under the situation that clock breaks down, thereby has improved the reliability of circuit working.
Based on the described jitter elimination circuit of present embodiment, present embodiment also provides a kind of method of eliminating the shake of two-shipper control circuit, said method comprising the steps of:
Step 21 according to the clock index signal of outside input, judges whether clock is normal, when clock is normal, execution in step 22, otherwise, the condition indicative signal of this plate is exported as first signal, and process ends, described first signal is used to redefine main usefulness, the stand-by state of this plate;
Step 22 according to the condition indicative signal of two-shipper changeover signal and this plate, judges whether the condition indicative signal of this plate is shaken, and output jitter is eliminated control signal;
Step 23, according to described jitter elimination control signal, selecting the condition indicative signal of this plate or forcing this board status is to lead with the forced signal of state to export as first signal, described first signal is used to redefine this plate master usefulness, stand-by state.Concrete, when described jitter elimination control signal requires to carry out jitter elimination, select described forced signal to export as described first signal; When described jitter elimination control signal indication is not carried out jitter elimination, select the condition indicative signal of this plate to export as described first signal.
＜embodiment 3 〉
Analyze as can be known according to Fig. 1 and table 1, this plate to plate indication input pin on the throne (Link_I pin) with to plate plate indication output pin on the throne (Link_O pin) is connected via backboard, this buttress is according to described whether on the throne to plate to plate indication input signal detection on the throne on the plate indication input pin on the throne (Link_I pin).If in advance the contact pin length to plate indication output pin on the throne (being the Link_O pin) in the connector between veneer and the backboard is made as contact pin length less than other pin in this connector, so when extracting standby board, because the Link_O pin is " hour hand ", the Link_O pin disconnects earlier, main with veneer Link_I because of on draw and become " 1 ", will force this plate this moment is to lead the state of using; Even main afterwards jagged because of plugging, but can not influence main operating state with veneer with the ACT_R signal on the veneer; And when inserting standby board, Link_O is more late than the connection time of other signals, even the ACT_R signal of main board is jagged in the insertion process, but because of the Link_I signal also remains " 1 ", forcing this plate is that the master uses state, thereby has also avoided the influence of burr.
Based on above analysis, present embodiment provides a kind of method of eliminating the shake of two-shipper control circuit, this method comprises: the contact pin length to plate indication output pin on the throne in the connector between veneer and the backboard is made as contact pin length less than other pin in this connector, in the process of plug to plate, if this buttress according to described to plate indication input signal detection on the throne to not on the throne to plate, then forcing this plate is the main state of using.
The described method of present embodiment is simple, and is reliable, can effectively eliminate existing two-shipper control circuit plug standby board to the main influence that operating state caused with veneer.
In sum, the method of described jitter elimination circuit of the embodiment of the invention and the shake of elimination two-shipper control circuit, for contrast index signal output pin on the throne hour hand is set by adopting in connector, perhaps the condition indicative signal of this plate is carried out jitter elimination by jitter elimination circuit, guarantee that the master is operated in the master with veneer and uses state, avoid the main situation that occurs job insecurity with veneer.
The method of jitter elimination circuit of the present invention and the shake of elimination two-shipper control circuit, be not restricted to listed utilization in specification and the execution mode, it can be applied to various suitable the present invention's field fully, for those skilled in the art, can easily realize additional advantage and make amendment, therefore under the situation of the spirit and scope of the universal that does not deviate from claim and equivalency range and limited, the examples shown that the present invention is not limited to specific details, representational equipment and illustrates here and describe.
Claims (11)
1. jitter elimination circuit is applied to the jitter elimination of the condition indicative signal of this plate, it is characterized in that described jitter elimination circuit comprises:
The shake judging unit is used for the condition indicative signal according to two-shipper changeover signal and this plate, judge whether the shaking of condition indicative signal of this plate, and output jitter is eliminated control signal;
First signal output unit, be used for jitter elimination control signal according to described shake judging unit output, selecting the condition indicative signal of this plate or forcing this board status is to lead with the forced signal of state to export as first signal, and described first signal is used to redefine this plate master usefulness, stand-by state.
2. jitter elimination circuit as claimed in claim 1 is characterized in that, described shake judging unit comprises first buffer unit and logic judgment unit;
Described first buffer unit is used to receive the also condition indicative signal of this plate of buffer memory, the condition indicative signal in a last clock cycle of output current time;
Described logic judgment unit, be used for switching control when two-shipper changeover signal indication stateless, the condition indicative signal of this plate of a described last clock cycle and current time is indicated the state of this plate respectively when being primary and backup, judge that the condition indicative signal of this plate shakes, and output requires to carry out the jitter elimination control signal of jitter elimination; Indicating the state of this plate respectively when the condition indicative signal of this plate of a last clock cycle and current time is the standby and main time spent, judges that the condition indicative signal of this plate is not shaken, and the jitter elimination control signal of jitter elimination is not carried out in output; When the condition indicative signal of this plate of a last clock cycle and current time indicated the state of this plate not change, the jitter elimination control signal of output remained unchanged.
3. jitter elimination circuit as claimed in claim 1 is characterized in that, described shake judging unit comprises first buffer unit, second buffer unit and logic judgment unit;
Described first buffer unit is used for the condition indicative signal of this plate of buffer memory, and exports the condition indicative signal in a last clock cycle of current time;
Described second buffer unit links to each other with first buffer unit, and the signal that first buffer unit is exported carries out buffer memory, the condition indicative signal of last two clock cycle of output current time;
Described logic judgment unit, be used for switching control when the two-shipper changeover signal is designated as stateless, the condition indicative signal of this plate in described last two clock cycle and a last clock cycle is indicated the state of this plate respectively when being primary and backup, judge on the condition indicative signal of this plate and shake, and output requires to carry out the jitter elimination control signal of jitter elimination; Indicating the state of this plate respectively when the condition indicative signal of this plate in last two clock cycle and a last clock cycle is the standby and main time spent, judges that the condition indicative signal of this plate is not shaken, and the jitter elimination control signal of jitter elimination is not carried out in output; When the condition indicative signal of this plate in last two clock cycle and a last clock cycle indicated the state of this plate not change, the jitter elimination control signal of output remained unchanged.
4. as claim 2 or 3 described jitter elimination circuit, it is characterized in that described first signal output unit comprises first selected cell;
Described first selected cell is used for judging according to the jitter elimination control signal of described shake judging unit output: when requiring to carry out jitter elimination, select described forced signal to export as described first signal; When not carrying out jitter elimination, select the condition indicative signal of this plate to export as described first signal.
5. jitter elimination circuit as claimed in claim 4 is characterized in that,
Described first signal output unit is further used for the clock index signal according to the outside input, and selecting the condition indicative signal of this plate or indicating this board status is that main forced signal with state is exported as described first signal.
6. jitter elimination circuit as claimed in claim 5 is characterized in that, described first signal output unit comprises first selected cell and second selected cell;
Described second selected cell is used to receive the outside clock index signal of importing, and judges whether clock is normal, when clock is normal, triggers described first selected cell; When clock is undesired, select the condition indicative signal of this plate to export as described first signal;
Described first selected cell, be used for after being triggered by described second selected cell, judge according to the jitter elimination control signal: when requiring to carry out jitter elimination, select described forced signal to export as described first signal, when not carrying out jitter elimination, select the condition indicative signal of this plate to export as described first signal.
7. a method of eliminating the shake of two-shipper control circuit is characterized in that, may further comprise the steps:
A according to the condition indicative signal of two-shipper changeover signal and this plate, judges whether the condition indicative signal of this plate is shaken, and output jitter is eliminated control signal;
B, according to described jitter elimination control signal, selecting the condition indicative signal of this plate or forcing this board status is to lead with the forced signal of state to export as first signal, described first signal is used to redefine this plate master usefulness, stand-by state.
8. method as claimed in claim 7 is characterized in that, in the described steps A, whether the described condition indicative signal of judging this plate shake takes place comprises:
When two-shipper changeover signal indication stateless is switched control, the condition indicative signal of this plate of a described last clock cycle and current time is indicated the state of this plate respectively when being primary and backup, judge that the condition indicative signal of this plate shakes, and output requires to carry out the jitter elimination control signal of jitter elimination; Indicating the state of this plate respectively when the condition indicative signal of this plate of a last clock cycle and current time is the standby and main time spent, judges that the condition indicative signal of this plate is not shaken, and the jitter elimination control signal of jitter elimination is not carried out in output; When the condition indicative signal of this plate of a last clock cycle and current time indicated the state of this plate not change, the jitter elimination control signal of output remained unchanged.
9. method as claimed in claim 7 is characterized in that, described step B specifically comprises:
Jitter elimination control signal according to described shake judging unit output is judged: when requiring to carry out jitter elimination, select described forced signal to export as described first signal; When not carrying out jitter elimination, select the condition indicative signal of this plate to export as described first signal.
10. as each described method of claim 7 to 9, it is characterized in that, before steps A, also comprise:
Steps A 0 according to the clock index signal of outside input, judges whether clock is normal, when clock is normal, and execution in step A, otherwise, the condition indicative signal of this plate is exported as described first signal, and process ends.
11. method of eliminating the shake of two-shipper control circuit, this plate to plate indication input pin on the throne and plate indication output pin on the throne is connected via backboard to plate, this buttress is according to described whether on the throne to plate to plate indication input signal detection on the throne on the plate indication input pin on the throne, it is characterized in that
The contact pin length to plate indication output pin on the throne in the connector between veneer and the backboard is made as contact pin length less than other pin in this connector, in the process of plug to plate, if this buttress according to described to plate indication input signal detection on the throne to not on the throne to plate, then forcing this plate is the main state of using.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN 200710303790 CN101465670B (en) | 2007-12-21 | 2007-12-21 | Method and circuit for eliminating two-shipper control circuit dithering |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN 200710303790 CN101465670B (en) | 2007-12-21 | 2007-12-21 | Method and circuit for eliminating two-shipper control circuit dithering |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN101465670A true CN101465670A (en) | 2009-06-24 |
| CN101465670B CN101465670B (en) | 2013-01-02 |
Family
ID=40806055
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN 200710303790 Active CN101465670B (en) | 2007-12-21 | 2007-12-21 | Method and circuit for eliminating two-shipper control circuit dithering |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN101465670B (en) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101777996B (en) * | 2009-12-29 | 2013-04-10 | 中兴通讯股份有限公司 | Device and method for realizing switching primary and spare services |
| CN112751753A (en) * | 2019-10-31 | 2021-05-04 | 中兴通讯股份有限公司 | Method and communication equipment for protecting main/standby states of single board |
Family Cites Families (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5084902A (en) * | 1989-03-14 | 1992-01-28 | Nec Corporation | Jitter canceller with an initial value setting circuit for an adaptive filter |
| CN1092864C (en) * | 1998-08-25 | 2002-10-16 | 华为技术有限公司 | Master backup reverse device |
| CN1156995C (en) * | 2000-07-11 | 2004-07-07 | 深圳市中兴通讯股份有限公司 | Jitter-free change-over method and device for main and stand-by units capable of being hot plugged and unplugged in digital communication system |
| CN100362759C (en) * | 2004-07-20 | 2008-01-16 | 华为技术有限公司 | Single board standby system |
-
2007
- 2007-12-21 CN CN 200710303790 patent/CN101465670B/en active Active
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101777996B (en) * | 2009-12-29 | 2013-04-10 | 中兴通讯股份有限公司 | Device and method for realizing switching primary and spare services |
| CN112751753A (en) * | 2019-10-31 | 2021-05-04 | 中兴通讯股份有限公司 | Method and communication equipment for protecting main/standby states of single board |
| WO2021083158A1 (en) * | 2019-10-31 | 2021-05-06 | 中兴通讯股份有限公司 | Method for protecting active and standby states of single board, and communication device |
Also Published As
| Publication number | Publication date |
|---|---|
| CN101465670B (en) | 2013-01-02 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN103559053B (en) | Board system and FPGA (Field Programmable Logic Array) online update method of communication interface cards | |
| CN109165025A (en) | The offline method for burn-recording of chip, device, system, computer storage medium and equipment | |
| CN103530215B (en) | A kind of self checking method of internal integrated circuit main frame, device and main frame | |
| JP2002024201A (en) | Semiconductor integrated circuit | |
| CN109344104A (en) | Electronic equipment and method for transmitting signals | |
| CN111417034B (en) | Switch and hot plug method, device and system for switch board card thereof | |
| CN112835839A (en) | PCIe interface device enumeration method, PCIe interface device enumeration apparatus, PCIe interface device and PCIe interface storage medium | |
| US20100070260A1 (en) | Verification device, verifying apparatus and verification system | |
| CN113177063B (en) | Thermal reset method and related device of PCI bus equipment | |
| CN101465670B (en) | Method and circuit for eliminating two-shipper control circuit dithering | |
| CN102854417B (en) | Master test board and testing method thereof | |
| CN108153626B (en) | USB, serial port multiplexing and safety isolation system | |
| CN102841634A (en) | Server mainboard | |
| CN111858148A (en) | PCIE Switch chip configuration file recovery system and method | |
| CN108226752B (en) | Chip fault repairing method, device and equipment | |
| CN203733107U (en) | Quick active/standby shifting device in active-standby system | |
| CN113035267B (en) | Semiconductor testing device, data processing method, equipment and storage medium | |
| CN112527719B (en) | PCIe link-based JBOF (just-in-File) connection method, device and system | |
| CN111522769B (en) | Multithreading SPI communication data transmission method | |
| CN111208892B (en) | Method for resetting chip system by using serial I2C signal | |
| CN114461559A (en) | Hot plug method, system on chip and computer equipment | |
| CN113765504A (en) | Universal dynamic delay jitter elimination method, device, terminal and storage medium | |
| CN110888784A (en) | Method, device and equipment for acquiring running state information of voltage inverter chip | |
| CN111158710A (en) | Program programming method and device and network equipment | |
| CN220933476U (en) | Network card and network card FRU controllable isolation burning system |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant |