CN101211796A - 采用现有键合机台在芯片上实现球上接点键合的方法 - Google Patents

采用现有键合机台在芯片上实现球上接点键合的方法 Download PDF

Info

Publication number
CN101211796A
CN101211796A CNA2006101480834A CN200610148083A CN101211796A CN 101211796 A CN101211796 A CN 101211796A CN A2006101480834 A CNA2006101480834 A CN A2006101480834A CN 200610148083 A CN200610148083 A CN 200610148083A CN 101211796 A CN101211796 A CN 101211796A
Authority
CN
China
Prior art keywords
chip
bonding
pad
bonding machine
machine platform
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CNA2006101480834A
Other languages
English (en)
Inventor
毛遂
陈建华
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Semiconductor Manufacturing International Shanghai Corp
Original Assignee
Semiconductor Manufacturing International Shanghai Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Semiconductor Manufacturing International Shanghai Corp filed Critical Semiconductor Manufacturing International Shanghai Corp
Priority to CNA2006101480834A priority Critical patent/CN101211796A/zh
Publication of CN101211796A publication Critical patent/CN101211796A/zh
Pending legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491Disposition
    • H01L2224/4911Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain
    • H01L2224/49111Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain the connectors connecting two common bonding areas, e.g. Litz or braid wires
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01005Boron [B]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01033Arsenic [As]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01079Gold [Au]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01082Lead [Pb]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013Alloys
    • H01L2924/014Solder alloys

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Wire Bonding (AREA)

Abstract

本发明提供了一种采用现有键合机台在芯片上实现球上接点键合的方法,所述现有键合机台能够从第一焊接点引线键合至第二焊接点,所述方法包括下列步骤:(1)在芯片上需要球上接点键合的位置植金球;(2)采用现有键合机台从第一焊接点引线,并使第二焊接点压在金球上。本发明通过对现有键合设备进行调试、改进,使其具有与新机台相同的功能,从而缓解新机台产能不足的问题,既节省了新机台的购置成本,又提高了旧机台的使用率。

Description

采用现有键合机台在芯片上实现球上接点键合的方法
技术领域
本发明涉及半导体制造工艺,尤其涉及一种引线键合方法。
背景技术
随着半导体器件制造工艺的不断进步,传统的引线键合(wire bonding)方式正逐渐被新的键合工艺所取代,尤其对于芯片键合而言,传统的键合方式由于缺乏对芯片的抗震保护,使得芯片在键合机台产生的超声震荡及压力下十分容易损坏。
作为传统键合工艺的一种改进,球上接点键合(BSOB,Bond Stitch On Ball)技术已被广泛用于芯片的键合。BSOB技术主要是在引线键合前,先在引线的第二焊接点(stitch bonding)处植上一个金球,然后再进行引线键合。采用BSOB方式的优点在于:(1)金球的温度高,键合时更容易形成良好的形变,与金镀层产生可靠的互连;(2)金球直径较大,可增加粘附面积,提高键合强度;(3)金球可防止超声震荡、压力直接施加于芯片表面,对芯片起到抗震保护作用。
新型的键合机台大都具有BSOB功能,而型号较老的机台则不具有BSOB功能。当晶圆代工厂需要采用BSOB工艺生产大批芯片时,可能由于新机台数量不够而无法满足产能要求。如果为此购置一批新的键合机台,不仅需要投入巨额成本,而且当订单较少时,还会造成资源闲置。因此,需要一种方法,能使型号较老的机台实现BSOB功能,以缓解新机台产能不足的问题。
发明内容
本发明的目的在于提供一种采用现有键合机台在芯片上实现球上接点键合的方法,通过对现有设备进行调试、改进,使其具有与新机台相同的功能,从而缓解新机台产能不足的问题,并能降低晶圆代工厂的设备购置成本。
为了达到上述的目的,本发明提供一种采用现有键合机台在芯片上实现球上接点键合的方法,所述现有键合机台能够从第一焊接点引线键合至第二焊接点,所述方法包括下列步骤:(1)在芯片上需要球上接点键合的位置植金球;(2)采用现有键合机台从第一焊接点引线,并使第二焊接点压在金球上。
在上述的采用现有键合机台在芯片上实现球上接点键合的方法中,于步骤(1)和步骤(2)之间还包括:调整现有键合机台的参数,使引线的第二焊接点与金球的位置对准。
在上述的采用现有键合机台在芯片上实现球上接点键合的方法中,所述第二焊接点压在金球的中心位置,并压成鱼尾形。
在上述的采用现有键合机台在芯片上实现球上接点键合的方法中,所述第一焊接点位于金属框架上或位于另一片芯片上。
本发明采用现有的不具备BSOB功能的键合机台,通过手动增加植金球步骤,并通过调整机台参数,使这些现有的机台也能实现BSOB功能,从而节省了新机台的购置成本,也提高了旧机台的使用率。此外,由于调整后的参数具有可复制性,因此可以直接用于同类的其它键合机台。
附图说明
通过以下实施例并结合其附图的描述,可以进一步理解其发明的目的、具体结构特征和优点。其中,附图为:
图1为本发明具体实施例的BSOB引线键合方法示意图;
图2为图1所示的第二焊接点的放大示意图。
具体实施方式
下面结合图1和图2对本发明的采用现有键合机台在芯片上实现球上接点键合的方法作进一步的详细描述。
本发明的方法主要是利用晶圆代工厂现有的型号较老的键合机台来实现BSOB功能。以采用BSOB方式从芯片1引线键合至芯片2为例,本发明的方法首先在芯片2上需要BSOB引线键合的位置植上金球3,如图1(a)所示;接着,根据芯片2上金球3的位置相应调整机台参数,使引线的第二焊接点能落在金球3上;然后,如图1(b)所示,采用键合机台从芯片1上的第一焊接点41引线4,并使第二焊接点42压在芯片2的金球3上,至此,便完成了芯片1到芯片2的BSOB引线键合。
为了达到较高的工艺要求,在调整机台参数时,应使引线4的第二焊接点42能压在金球3的中心位置,如图2所示,较佳地,该焊接点42还应被压成鱼尾形,以提供更高的键合强度。
首次机台参数调整可能会花费较长的时间,但是调整后的参数具有可复制性,能直接用于同类机台完成相同的工艺,对于批量生产而言,具有很强的实用性。通过在现有的旧机台上采用本发明的方法,可以大大节省成本,并且提高旧机台的使用率。

Claims (6)

1.一种采用现有键合机台在芯片上实现球上接点键合的方法,所述现有键合机台能够从第一焊接点引线键合至第二焊接点,其特征在于,所述方法包括下列步骤:
(1)在芯片上需要球上接点键合的位置植金球;
(2)采用现有键合机台从第一焊接点引线,并使第二焊接点压在金球上。
2.如权利要求1所述的采用现有键合机台在芯片上实现球上接点键合的方法,其特征在于,所述方法于步骤(1)和步骤(2)之间还包括:调整现有键合机台的参数,使引线的第二焊接点与金球的位置对准。
3.如权利要求1所述的采用现有键合机台在芯片上实现球上接点键合的方法,其特征在于:所述第二焊接点压在金球的中心位置。
4.如权利要求1所述的采用现有键合机台在芯片上实现球上接点键合的方法,其特征在于:所述第二焊接点压成鱼尾形。
5.如权利要求1所述的采用现有键合机台在芯片上实现球上接点键合的方法,其特征在于:所述第一焊接点位于金属框架上。
6.如权利要求1所述的采用现有键合机台在芯片上实现球上接点键合的方法,其特征在于:所述第一焊接点位于另一片芯片上。
CNA2006101480834A 2006-12-27 2006-12-27 采用现有键合机台在芯片上实现球上接点键合的方法 Pending CN101211796A (zh)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CNA2006101480834A CN101211796A (zh) 2006-12-27 2006-12-27 采用现有键合机台在芯片上实现球上接点键合的方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CNA2006101480834A CN101211796A (zh) 2006-12-27 2006-12-27 采用现有键合机台在芯片上实现球上接点键合的方法

Publications (1)

Publication Number Publication Date
CN101211796A true CN101211796A (zh) 2008-07-02

Family

ID=39611703

Family Applications (1)

Application Number Title Priority Date Filing Date
CNA2006101480834A Pending CN101211796A (zh) 2006-12-27 2006-12-27 采用现有键合机台在芯片上实现球上接点键合的方法

Country Status (1)

Country Link
CN (1) CN101211796A (zh)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101877337A (zh) * 2009-04-30 2010-11-03 日亚化学工业株式会社 半导体装置及其制造方法

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101877337A (zh) * 2009-04-30 2010-11-03 日亚化学工业株式会社 半导体装置及其制造方法

Similar Documents

Publication Publication Date Title
CN101694837B (zh) 一种双排引脚的四面扁平无引脚封装件及其生产方法
CN102629604B (zh) 一种bt基板的悬梁式ic芯片堆叠封装件及其生产方法
CN102386114B (zh) 芯片接合的方法
CN102074540B (zh) 矩阵式dip引线框架、该框架的ic封装件及其生产方法
CN103021994A (zh) 一种aaqfn二次塑封与二次植球优化的封装件及其制作工艺
CN102522383B (zh) 一种中心布线双圈排列ic芯片堆叠封装件及其生产方法
CN109216532A (zh) 一种紫外led石英透镜装配结构及方法
CN102163591A (zh) 一种球型光栅阵列ic芯片封装件及其生产方法
CN102522391B (zh) 一种具有接地环的e/LQFP堆叠封装件及其生产方法
TW200634950A (en) Flip-chip semiconductor package and method for fabricating the same
CN102651326B (zh) 一种半导体整流桥的制备方法
CN205926190U (zh) 一种双头点胶机
CN101211796A (zh) 采用现有键合机台在芯片上实现球上接点键合的方法
CN102231376A (zh) 多圈排列无载体双ic芯片封装件及其生产方法
CN102231372A (zh) 多圈排列无载体ic芯片封装件及其生产方法
CN104091791A (zh) 一种引线框架的宝塔式ic芯片堆叠封装件及其生产方法
CN204067330U (zh) 一种基板片式载体csp封装件
CN110890301B (zh) 带有自调平及锁定功能的芯片基板大压力倒装键合调平台
CN102543931B (zh) 一种中心布线双圈排列单ic芯片封装件的制备方法
CN204906329U (zh) 一种射频声表面波滤波器倒装焊结构
CN107146777A (zh) 一种免切割封装结构及其制造工艺
CN100585821C (zh) 一种用于金属框架的引线键合方法
CN210142645U (zh) 一种适用于双向tvs芯片的封装结构
CN102222658A (zh) 多圈排列ic芯片封装件及其生产方法
CN110508924A (zh) 一种双层不锈钢片自动激光焊接机

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C12 Rejection of a patent application after its publication
RJ01 Rejection of invention patent application after publication

Open date: 20080702