CN101038923A - Non-volatile memory device and method of manufacturing the same - Google Patents
Non-volatile memory device and method of manufacturing the same Download PDFInfo
- Publication number
- CN101038923A CN101038923A CNA2007100854789A CN200710085478A CN101038923A CN 101038923 A CN101038923 A CN 101038923A CN A2007100854789 A CNA2007100854789 A CN A2007100854789A CN 200710085478 A CN200710085478 A CN 200710085478A CN 101038923 A CN101038923 A CN 101038923A
- Authority
- CN
- China
- Prior art keywords
- fin
- insulating barrier
- volatile memory
- memory device
- pair
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/76224—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using trench refilling with dielectric materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
Abstract
Provided is a non-volatile memory device less susceptible to reading disturbance and having an improved short channel effect and a method of manufacturing the same. The non-volatile memory device may include a semiconductor substrate having a body and a pair of fins. A bridge insulating layer may non-electrically connect upper portions of the pair of fins to define a void between the pair of fins, wherein outer surfaces of the pair of fins are the surfaces of the pair of fins that do not face the void and inner surfaces of the pair of fins are the surfaces of the pair of fins that do face the void. The non-volatile memory device may further include at least one control gate electrode may cover at least a portion of outer surfaces of the pair of fins, may extend over the bridge insulating layer, and may be isolated from the semiconductor substrate. At least one pair of gate insulating layers may be between the at least one control gate electrode and the pair of fins, and at least one pair of storage nodes may be between the at least one pair of gate insulating layers and the at least one control gate electrode.
Description
Technical field
The present invention relates to a kind of non-volatile memory device and manufacture method thereof.And more specifically, the present invention relates to a kind of non-volatile memory device and manufacture method thereof with fin channel district.
Background technology
Along with the size of semiconductor product reduces, must increase by the data volume that semiconductor product is handled.Therefore, after deliberation a kind of increase be used in the service speed of the non-volatile memory device in the semiconductor product and the method for integrated level.For example, by using fin field-effect transistor (Fin-FET) to have the situation of semiconductor device of the integrated level of increase, the area of raceway groove can be exaggerated with increase service speed and simultaneously the width of fin can be reduced to increase integrated level.The Fin-FET of use silicon-on-insulator (SOI) substrate can be considered to further improve the possible method of short-channel effect.
The SOI substrate may be quite expensive.Therefore, carried out attempting to use the body Semiconductor substrate similar to form fin-FET or fin memory cell to the characteristic of SOI substrate.Yet,, need fin-shaped Cheng Degeng closer to each other to increase the integrated level of device even in this situation.Therefore, between adjacent fin, can produce and read to disturb.Even when using the SOI substrate, according to the dielectric property of insulator, for example the short-channel effect of drain induced barrier reduction may cause problem.
Summary of the invention
Illustrative examples of the present invention provides a kind of non-volatile memory device that is not subject to read to disturb and have the short-channel effect of improvement.
Illustrative examples of the present invention also provides a kind of manufacture method of non-volatile memory device that is not subject to read to disturb and has the short-channel effect of improvement.
According to illustrative examples of the present invention, non-volatile memory device can comprise: have main body and the right Semiconductor substrate of fin outstanding from main body and that separate relative to each other, and the right top of non-electric-connecting described fin with described fin between define the bridge insulating barrier of vacancy, the right outer surface of wherein said fin is the right surface of fin of not facing described vacancy, and the right inner surface of described fin is the right surface of fin in the face of described vacancy.
This non-volatile memory device can at least one control grid electrode, covers at least a portion of the right outer surface of described fin, extends above described bridge insulating barrier, and isolates from described Semiconductor substrate.At least one pair of gate insulation layer can described at least one control grid electrode and described fin between.At least one pair of memory node can be between described at least one pair of gate insulation layer and described at least one control grid electrode.At least one control grid electrode can comprise a plurality of control grid electrodes, and at least one pair of gate insulation layer can comprise many to gate insulation layer, and at least one pair of memory node can comprise many to memory node.The bridge insulating barrier can be positioned at described fin on the top, and described vacancy be defined in described bridge insulating barrier and described fin between.The bridge insulating barrier can extend connecting the top of the right inner surface of described fin, and described vacancy be defined in described bridge insulating barrier and described fin between.
This non-volatile memory device can also be included in the bottom next door and the device isolation layer between described at least one control grid electrode and main body of the right outer surface of described fin.This at least one pair of gate insulation layer can be formed on the right outer surface of described fin.This at least one pair of gate insulation layer can also be formed on the right top portion of described fin.This non-volatile memory device can also be included at least one drain region that is formed at least one source region of described fin centering on the side of described at least one control grid electrode and is formed at described fin centering on the opposite side of described at least one control grid electrode.This Semiconductor substrate can form by etching body semiconductor wafer.This at least one pair of gate insulation layer can also be formed on the right upper end of described fin.
According to illustrative examples, the method for making non-volatile memory device can comprise: the etching semiconductor substrate is to define main body and all right from the outstanding fin of main body; The bridge insulating barrier that form to connect the right part of described fin, with described fin between define vacancy; Form part and cover gate insulation layer in the face of the right outer surface of the fin of described vacancy; Form the storage node layer that covers described gate insulation layer; With the control grid electrode that forms the described storage node layer of covering and above described bridge insulating barrier, extend.
Description of drawings
With reference to the accompanying drawings, by describing its one exemplary embodiment in detail, it is more obvious that above and other features and advantages of the present invention will become, in the accompanying drawings:
Fig. 1 illustrates the schematic diagram of non-volatile memory device according to an embodiment of the invention;
Fig. 2 is the schematic diagram along the non-volatile memory device shown in Fig. 1 that I-I ' got of Fig. 1;
Fig. 3 is the schematic diagram along the non-volatile memory device shown in Fig. 1 that II-II ' got of Fig. 1;
Fig. 4 is the schematic diagram that non-volatile memory device according to another embodiment of the present invention is shown;
Fig. 5 is the curve chart that the electrical characteristics of soi structure and SOV structure are shown;
Fig. 6 is the perspective view that non-volatile memory device according to another embodiment of the present invention is shown; And
Fig. 7 to 13 illustrates according to the non-volatile memory device of illustrative examples of the present invention and the perspective view of manufacture method thereof.
Embodiment
With reference to the accompanying drawing that wherein shows embodiments of the invention the present invention is described more all sidedly thereafter.Yet the present invention can realize and should not be construed as being limited to the embodiment of explaination here with many different forms.But, provide these embodiment to make the disclosure, and pass on scope of the present invention all sidedly to those those skilled in the art fully with complete.In the accompanying drawings, for clear layer and the regional thickness exaggerated.
Be appreciated that when element or layer be called as another element or layer " on " or when " being connected to ", " being coupled to " another element or layer, it can be directly on other elements or layer, directly connect or be coupled to other element or layer, the element in the middle of maybe can existing or layer.On the contrary, when element be called as " directly " other elements or layer " on " or when " being directly connected to ", " being directly coupled to " other element or layer, then do not have intermediary element or layer to exist.The similar in the whole text similar element of label indication.Terminology used here " and/or " comprise one or more any and all combinations of associated listed items.
First, second can be used for describing various elements, parts, zone, layer and/or part in this with C grade though be appreciated that term, and these elements, parts, zone, layer and/or part are not limited by these terms should.These terms only are used to distinguish an element, parts, zone, layer or part and other elements, parts, zone, layer or part.Therefore, first element discussed below, parts, zone, layer or part can be called as second element, parts, zone, layer or part, and without departing the teaching of the invention.
The convenience in order to describe here can the usage space relative terms, such as " following ", " below ", D score, " top ", " on " etc., an element or parts and other (all) elements or (all) parts relation are as shown in FIG. described.Be appreciated that the space relative terms is intended to comprise the different directions of device in using or operating except the direction of being painted in the drawings.For example, if device in the drawings is reversed, the element that is described as be in " below " or " following " of other elements or parts then should be oriented in " top " of described other elements or parts.Therefore, exemplary term " below " can comprise below and top both direction.Device also can have other orientation (revolve and turn 90 degrees or other orientation) and explain that correspondingly employed space describes language relatively here.
Here employed term is only for the purpose of describing special embodiment and be not intended to limit the present invention.As used herein, singulative also is intended to comprise plural form, unless content is clearly indicated the other meaning.Will also be understood that, the term that uses in this specification " comprises " having specified and has described parts, integral body, step, operation, element and/or member, do not exist or increases one or more miscellaneous parts, integral body, step, operation, element, member and/or its group but do not get rid of.
Reference section is shown in has described embodiments of the invention here, and this diagram is the schematic diagram of desirable embodiment of the present invention.Therefore, can expect because for example variation of the illustrated shape that causes of manufacturing technology and/or tolerance.Therefore, embodiments of the invention should not be construed as the special region shape shown in being limited to here, but comprise because departing from of the shape that is caused by manufacturing for example.For example, the injection region that is illustrated as rectangle can have the feature of rounding or curve usually and/or have the gradient of implantation concentration at its edge rather than the binary from the injection region to non-injection region changes.Similarly, can be by injecting the district that imbeds that forms in some injections of region generating between the surface of imbedding the district and injecting by its generation.Therefore, the zone shown in the figure be in essence schematically and their shape be not intended to illustrate device the zone true form and be not intended to limit the scope of the invention.
Unless otherwise defined, otherwise all terms used herein have (comprising technology and scientific terminology) meaning of general technical staff of the technical field of the invention's common sense.For example should also be understood that those terms that in normally used dictionary, define should be interpreted as having with the correlation technique environment in the consistent meaning, and should not be construed as the excessive ideal or the excessive formal meaning, unless clearly so limit.
Along with grid length is reduced to quite low value, short-channel effect may be general in MOSFET, and can be defined as to show as gradually with source region and drain region and shorten.
Fig. 1 illustrates the schematic diagram of non-volatile memory device according to an embodiment of the invention.Fig. 2 is the schematic diagram along the non-volatile memory device shown in Fig. 1 that I-I ' got of Fig. 1.Fig. 3 is the schematic diagram along the non-volatile memory device shown in Fig. 1 that II-II ' got of Fig. 1.Non-volatile memory device according to present embodiment shows the unit cell structure.For example, the unit cell structure can be used to flash memory and/or sonos silicon (SONOS) memory.In addition, the unit cell structure can form NAND cell array structure or NOR cell array structure.
Referring to figs. 1 to 3, non-volatile memory device can comprise Semiconductor substrate 110, bridge insulating barrier 115, gate insulation layer to 125a and 125b, memory node to 130a and 130b and control grid electrode 140.Optionally, can further provide device isolation layer 120.To the structure of non-volatile memory device in more detail be described thereafter.
Source region 145 can be formed among fin 105a and the 105b in a side of control grid electrode 140, and drain region 150 can be formed among fin 105a and the 105b at the opposite side of control grid electrode 140.Source region 145 and drain region 150 can be the classification of form, and name is free to change as described.Source region 145 and drain region 150 can form diode junctions for main body 102 and/or the fin 105a different with source region 145 and drain region 150 and other parts of 105b.For example, when source region 145 and drain region 150 usefulness n type doping impurity, the part and/or the main body 102 of other of fin 105a different with source region 145 and drain region 150 and 105b can be used p type doping impurity.
Non-volatile memory device can also be included in the barrier insulating layer (not shown) between control grid electrode 140 and memory node 130a and the 130b.When memory node 130a and 130b when forming, can need barrier insulating layer by electric conducting material (such as polysilicon and/or SiGe).Barrier insulating layer can for example be a silicon oxide layer.
Thereafter, with the operating characteristic of describing according to the non-volatile memory device of present embodiment.In aforesaid non-volatile memory device, the depletion region that is formed in the part of the fin 105a in source region 145 and drain region 150 and 105b can be limited.Because fin 105a and 105b are rather narrow, so depletion region can further be limited.Because the existence of vacancy 117, Width promptly on as shown in Figure 1 the X1 direction depletion region can be limited, and so will only form along the X3 direction.Yet if reduced the width of fin 105a and 105b, the influence of the depletion region that forms along the X3 direction can reduce.It should be noted that vacancy 117 can have the dielectric constant that is lower than any insulating barrier.
Potential energy in fin 105a between source region 145 and drain region 150 and the 105b part (can be called channel region) and exhaust and significantly to be influenced by vacancy 117.So the arranging and can compare of fin 105a and 105b and vacancy 117 with the soi structure of routine, and can be named as the structure of silicon (SOV) on the vacancy.
Different according to the SOV structure of using in the structure of present embodiment and the conventional flat crystal tubular construction.This structure can be called as class SOV structure.Conventional SOV structure can be arranged at for example X3 direction of vertical direction, but can be arranged at for example X1 direction of horizontal direction according to the class SOV structure of present embodiment.In class SOV structure according to the present invention, fin 105a and 105b can not exclusively float from main body 102, and be different with the SOV structure of routine.
SOV structure and/or class SOV structure can reduce because the contingent short-channel effect of expansion of depletion region.Can reduce cut-off current and junction leakage, and can improve to leak and cause potential barrier reduction (DIBL) effect.In any case, can keep body bias being provided to the advantage of fin 105a and 105b by voltage is provided to main body 102.
Fig. 5 is the curve chart that the electrical characteristics of soi structure and SOV structure are shown.In Fig. 5, represent the curve of SOV structure to obtain by in the flat crystal tubular construction, using the SOV structure, it shows the advantage according to the class SOV structure of present embodiment indirectly.With reference to figure 5, to compare with soi structure, the SOV structure has low cut-off current value and high firing current value.Shown in the illustration among Fig. 5, the SOV structure can have the DIBL value lower than soi structure.Vacancy can have the dielectric constant lower than insulator.Can have the short-channel effect of improvement according to the non-volatile memory device with class SOV structure of present embodiment from above outcome expectancy, for example low cut-off current, high firing current and low DIBL value.
In the non-volatile memory device according to present embodiment, fin 105a and 105b can be used as bit line, and control grid electrode 140 can be used as word line.Memory node 130a and 130b can be used as charge storage layer.When fin 105a and 105b are set to when adjacent one another are, the electric charge that is stored among memory node 130a and the 130b can cause reading disturbing.For example, be stored in the potential energy that adjacent electric charge among the left memory node 130a can change right fin 125b, can disturb the reading of state of right memory node 130b thus, vice versa.Because vacancy 117 for example air has the dielectric constant lower than any insulator, can alleviate and read interference problem.Compare with the soi structure of routine, SOV structure and/or class SOV structure can increase the reliability of read operation.
Fig. 4 is the schematic diagram that non-volatile memory device according to another embodiment of the present invention is shown.Non-volatile memory device shown in Fig. 4 is the variant that changes a little shown in Fig. 1.Therefore, also non-volatile memory device shown in Figure 4 can be used for, and therefore the part of repetition will be no longer described referring to figs. 1 to the description of the non-volatile memory device shown in 3.In two embodiment, reference number similar among the figure is indicated similar element.
With reference to figure 4, bridge insulating barrier 115 ' forms the space between the top of the inner surface of filling fin 105a and 105b.So, vacancy 117 ' can define between bridge insulating barrier 115 ' time and fin 105a and 105b.For example, when forming insulating barrier by physical vapor deposition (PVD) between very narrow fin 105a that separates and 105b, can form bridge insulating barrier 115 ', because bad step covers, bridge insulating barrier 115 ' only connects the upper end of fin 105a and 105b.
Because the top of fin 105a and 105b is not covered by bridge insulating barrier 115 ' and is exposed thus, gate insulation layer 125a ' and 125b ' can extend on the outer surface of fin 105a and 105b, for example extend on the top of the outer surface of the top of fin 105a and 105b and fin 105a and 105b.
Non-volatile memory device according to present embodiment can have and the characteristic identical according to the non-volatile memory device of aforesaid embodiment.
Fig. 6 is the schematic diagram that non-volatile memory device according to another embodiment of the present invention is shown.Non-volatile memory device shown in Figure 6 can obtain to enable nand gate by connecting a plurality of non-volatile memory devices.The not description of the part that repeats in previous embodiment of repeated reference, and the similar element of similar in the drawings reference number indication.
With reference to figure 6, a plurality of control grids 140 can extend the top and the bridge insulating barrier 115 of the outer surface of the opposite side, fin 105a and the 105b that cover vacancy 117, and bridge insulating barrier 115 forms to extend between the upper end of fin 105a and 105b.A plurality of gate electrodes 140 are separated from each other.A plurality of gate insulation layer 125a and 125b are interposed in respectively between control grid electrode 140 and fin 105a and the 105b.A plurality of memory node 130a and 130b are interposed in respectively between control grid electrode 140 and gate insulation layer 125a and the 125b.
In enable nand gate, the source region 145 of Fig. 3 and the drain region 150 of Fig. 3 can alternately be formed among the corresponding fin 105a and 105b between the control corresponding gate electrode 140.The order in source region and drain region be not fix and can reverse.In Fig. 6, the quantity of shown control grid electrode 140 is the purpose in order to illustrate only, and scope of the present invention is not limited to such numeral.In addition, the right of fin 105a and 105b has been shown among Fig. 6, but manyly can further be arranged at column direction the fin (not shown).Be arranged at the control grid electrode in the delegation and can be connected to each other.
Though memory device shown in Figure 1 is used in the enable nand gate of Fig. 6, non-volatile memory device shown in Figure 4 also can be used in the enable nand gate.
Fig. 7-the 13rd illustrates according to the non-volatile memory device of another illustrative examples and the schematic diagram of manufacture method thereof.
With reference to figure 7, at least one pair of first groove 153 is formed in the Semiconductor substrate 110.For example, hard mask layer 150 is formed on the Semiconductor substrate 110.Then, use hard mask layer 150 as etching mask, the expose portion of Semiconductor substrate 110 is etched to form first groove 153.Hard mask layer 150 can comprise nitride layer and/or oxide skin(coating).
With reference to figure 8, device isolation layer 120a is filled in first groove 153 at least.For example, device isolation layer 120a is filled in first groove 153, and complanation exposes up to hard mask layer 150 then.So, device isolation layer 120a is filled in first groove 153 with outstanding from Semiconductor substrate 100.
With reference to figure 9, hard mask layer 150 is removed, and gap insulation layer 155 is formed on from the sidewall of the outstanding device isolation layer 120a of Semiconductor substrate 110.Each gap insulation layer 155 has and is suitable for the width that part exposes the Semiconductor substrate 110 between them.For example, form the gap insulation layer 155 feasible predetermined insulating barrier of anisotropic etching then that deposits.Gap insulation layer 155 can comprise nitride layer, and also is included in the oxide skin(coating) that nitride layer increases below.
With reference to Figure 10, use gap insulation layer 155 as etching mask, the Semiconductor substrate 110 that exposes between gap insulation layer 155 is etched, to form second groove 160.So, defined from the outstanding fin of the main body of Semiconductor substrate 110 105a and 105b.First and second grooves 153 and 160 can have the equal degree of depth or the degree of depth that differs from one another.
With reference to Figure 11, the non-conductive cap rock 157 that forms joint gap insulating barrier 155 is to define fin to the vacancy 117a between 105a and the 105b.Cap rock 157 uses to have the sedimentation that bad step covers and forms, and makes that cap rock 157 can joint gap insulating barrier 155 and be not filled in fin in the space between 105a and the 105b.
For example, cap rock 157 can comprise silicon nitride layer, and can pass through plasma enhanced chemical vapor deposition (PECVD) formation.In this situation, cap rock 157 is growth thickly on gap insulation layer 155, but fin to the bottom of 105a and 105b and sidewall on growth or do not grow a little.Therefore, cap rock 157 be filled into fin to the space between 105a and the 105b in before, joint gap insulating barrier 155.In this situation, consider the depth-width ratio of second groove 160, cap rock 157 can connect the upper end of fin 105a and 105b.
If cap rock 157 is growth a little on the bottom of fin 105a and 105b and sidewall, in cap rock 157, define vacancy 117a.Yet when the depth-width ratio of second groove 160 was big, cap rock 157 was grown on the sidewall of fin 105a and 105b hardly.In this situation, vacancy 117a can be defined between fin 105a and 105b and the cap rock 157, perhaps between fin 105a and 105b, gap insulation layer 155 and cap rock 157.
With reference to Figure 12, thereby cap rock 157 is defined bridge insulating barrier 115a by complanation selectively.For example can use and eat-back or cmp (CMP) carries out complanation.Bridge insulating barrier 115a comprises gap insulation layer 155 and cap rock 157.Therefore, vacancy 117a defines between bridge insulating barrier 115a and fin 105a and 105b.
With reference to Figure 13, form device isolation layer 120 to expose the part of fin 105a and 105b, for example upper end.For example, can etched predetermined thickness from the outstanding device isolation layer 120a of Semiconductor substrate 110, therefore form device isolation layer 120.
After this, gate insulation layer 125a and 125b are formed on not on the part in the face of the fin 105a of vacancy 117a and 105b.For example, use thermal oxidation or chemical vapour deposition (CVD), gate insulation layer 125a and 125b can be formed on from the top of the fin 105a of device isolation layer 120 exposures and 105b.If the use chemical vapour deposition (CVD), gate insulation layer 125a and 125b can be connected to each other above bridge insulating barrier 115a.
Then, form storage node layer 130a and 130b with covering gate insulating barrier 125a and 125b.For example, storage node layer 130a and 130b can be shaped as covering gate insulating barrier 125a and 125b and the clearance wall from being separated from each other.Replacedly, storage node layer 130a and 130b can covering gate insulating barrier 125a and 125b and are connected to each other above bridge insulating barrier 115a.
Subsequently, control grid electrode 140 covering storage node layer 130a and 130b, and above bridge insulating barrier 115a, extend.Optionally, before forming control grid electrode 140, the barrier insulating layer (not shown) can also be set come covering storage node layer 130a and 130b.Control grid electrode 140 can be by main body 102 insulation of device isolation layer 120 from Semiconductor substrate 110.
Therefore, according to illustrative examples, can use typical manufacturing process to make non-volatile memory device economically with SOV structure.
In this illustrative examples, bridge insulating barrier 115a can be corresponding to the bridge insulating barrier 115 with reference to the described non-volatile memory device of figure 1-3.Therefore, the description with reference to the operating characteristic of the non-volatile memory device shown in the figure 1-3 also can be applied to this illustrative examples.
In addition, obviously can easily be applied to enable nand gate shown in Figure 6 according to the manufacture method of the non-volatile memory device of this illustrative examples.
As the improvement variant of this illustrative examples, fin 105a and 105b can not use the gap insulation layer 155 shown in Fig. 9 and 10 to form.For example, in Fig. 7 and 8, first and second grooves 153 and 160 use typical photoetching or etching to form continuously or once form, thereby define fin 105a and the 105b that gives prominence to from main body 102.In this situation, in Figure 11-13, bridge insulating barrier 115a can define vacancy 117a by cap rock 157 separately, and does not need gap insulation layer 155.Here, bridge insulating barrier 115a can be corresponding to reference to figure 4 described structures.
Non-volatile memory device according to the present invention has the short-channel effect of class SOV structure and improvement.For example, cut-off current and junction leakage reduce, and firing current increases, and leakage initiation potential barrier reduction (DIBL) effect is enhanced.Yet, kept body bias being applied to the advantage of fin by applying voltage to main body.
In addition, read interference by comparing with conventional soi structure to reduce, non-volatile memory device according to the present invention relates to high reading reliability.
Though specifically show and described the present invention with reference to its one exemplary embodiment, yet one of ordinary skill in the art is appreciated that and do not breaking away under the situation of the spirit and scope of the present invention that defined by claim, can make the different variations on form and the details.
Claims (20)
1, a kind of non-volatile memory device comprises:
Semiconductor substrate has main body and a pair of fin outstanding from described main body and that separate relative to each other;
The bridge insulating barrier, the right top of non-electric-connecting described fin with described fin between define vacancy;
The right outer surface of wherein said fin is the right surface of fin of not facing described vacancy, and the right inner surface of described fin is the right surface of fin in the face of described vacancy.
2, non-volatile memory device according to claim 1 also comprises:
At least one control grid electrode covers at least a portion of the right outer surface of described fin, extends above described bridge insulating barrier, and isolates with described Semiconductor substrate;
At least one pair of gate insulation layer, described at least one control grid electrode and described fin between; With
At least one pair of memory node is between described at least one pair of gate insulation layer and described at least one control grid electrode.
3, non-volatile memory device according to claim 2, wherein said at least one control grid electrode comprises a plurality of control grid electrodes, described at least one pair of gate insulation layer comprises many to gate insulation layer, and described at least one pair of memory node comprises many to memory node.
4, non-volatile memory device according to claim 1, wherein said bridge insulating barrier are positioned at described fin on the top, and described vacancy be defined in described bridge insulating barrier and described fin between.
5, non-volatile memory device according to claim 1, wherein said bridge insulating barrier extend connecting the top of the right inner surface of described fin, and described vacancy be defined in described bridge insulating barrier and described fin between.
6, non-volatile memory device according to claim 2 also is included in the bottom next door and the device isolation layer between described at least one control grid electrode and described main body of the right outer surface of described fin.
7, non-volatile memory device according to claim 2, wherein said at least one pair of gate insulation layer is formed on the right outer surface of described fin.
8, non-volatile memory device according to claim 7, wherein said at least one pair of gate insulation layer also is formed on the right top portion of described fin.
9, non-volatile memory device according to claim 2 also is included at least one drain region that is formed at least one source region of described fin centering on the side of described at least one control grid electrode and is formed at described fin centering on the opposite side of described at least one control grid electrode.
10, non-volatile memory device according to claim 1, wherein said Semiconductor substrate forms by etching body semiconductor wafer.
11, non-volatile memory device according to claim 7, wherein said at least one pair of gate insulation layer also is formed on the right upper end of described fin.
12, non-volatile memory device according to claim 9, wherein said bridge insulating barrier be filled in described fin between the upper end in, and described vacancy be defined in described bridge insulating barrier and fin between.
13, a kind of manufacture method of non-volatile memory device comprises:
The etching semiconductor substrate is to define main body and all right from the outstanding fin of main body;
The bridge insulating barrier that form to connect the right part of described fin, with described fin between define vacancy;
Form part and cover gate insulation layer in the face of the right outer surface of the fin of described vacancy;
Form the storage node layer that covers described gate insulation layer; With
Form the control grid electrode that covers described storage node layer and above described bridge insulating barrier, extend.
14, method according to claim 13, wherein said bridge insulating barrier also be formed in the described vacancy fin to main body on, and described vacancy is defined in the described bridge insulating barrier.
15, method according to claim 13, wherein said bridge insulating barrier forms by plasma enhanced chemical vapor deposition.
16, method according to claim 15, wherein said bridge insulating barrier be filled in described fin between the upper end in, and described vacancy be defined in described bridge insulating barrier and fin between.
17, method according to claim 15, wherein said bridge insulating barrier extends above the right upper end of described fin, and described vacancy be defined in described bridge insulating barrier and described fin between.
18, method according to claim 13, wherein define described main body and fin to comprising:
It is right to form first groove in described Semiconductor substrate;
Formation is filled in described first groove and from the outstanding device isolation layer of described Semiconductor substrate;
Outstanding sidewall along described device isolation layer forms the gap insulation layer; With
It is right to define from the outstanding fin of described main body to be etched in the Semiconductor substrate that exposes between the described gap insulation layer.
19, method according to claim 18, define described fin to after, also comprise the cap rock that form to connect described gap insulation layer and described fin between define described vacancy,
Wherein said bridge insulating barrier comprises described gap insulation layer and cap rock.
20, method according to claim 19 after forming described cap rock, also comprises the described device isolation layer of etching to desired depth, thereby exposes the part of the right outer surface of described fin.
Applications Claiming Priority (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| KR24903/06 | 2006-03-17 | ||
| KR20060024903 | 2006-03-17 | ||
| KR113041/06 | 2006-11-15 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN101038923A true CN101038923A (en) | 2007-09-19 |
Family
ID=38688345
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CNA2007100854789A Pending CN101038923A (en) | 2006-03-17 | 2007-03-07 | Non-volatile memory device and method of manufacturing the same |
Country Status (2)
| Country | Link |
|---|---|
| KR (2) | KR100773564B1 (en) |
| CN (1) | CN101038923A (en) |
Cited By (10)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102956686A (en) * | 2011-08-18 | 2013-03-06 | 中国科学院微电子研究所 | Silicon germanium nanostructure substrate and manufacturing method thereof |
| CN102986022A (en) * | 2010-06-19 | 2013-03-20 | 桑迪士克科技股份有限公司 | Non-volatile memory comprising bit line air gaps and word line air gaps and corresponding manufacturing method |
| CN103474461A (en) * | 2012-06-06 | 2013-12-25 | 中芯国际集成电路制造(上海)有限公司 | Finned-type field-effect tube and its formation method |
| CN104124210A (en) * | 2013-04-28 | 2014-10-29 | 中芯国际集成电路制造(上海)有限公司 | Method for forming semiconductor structure |
| CN104347425A (en) * | 2013-08-01 | 2015-02-11 | 三星电子株式会社 | Semiconductor device and method for fabricating the same |
| CN105977299A (en) * | 2016-06-17 | 2016-09-28 | 中国科学院微电子研究所 | Semiconductor device and manufacturing method therefor |
| CN106711143A (en) * | 2015-11-12 | 2017-05-24 | 台湾积体电路制造股份有限公司 | FinFET structure and method for fabricating the same |
| CN108541342A (en) * | 2015-12-24 | 2018-09-14 | 英特尔公司 | The transistor of reduction leakage with rich germanium channel region |
| CN109698213A (en) * | 2017-10-20 | 2019-04-30 | 联华电子股份有限公司 | Semiconductor structure and preparation method thereof |
| CN113380796A (en) * | 2020-05-29 | 2021-09-10 | 台湾积体电路制造股份有限公司 | Semiconductor structure and forming method thereof |
Families Citing this family (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR100943646B1 (en) * | 2007-12-28 | 2010-02-25 | 한국과학기술원 | Semiconductor memory device and manufacturing method thereof |
| KR101275109B1 (en) * | 2011-09-01 | 2013-06-17 | 서울대학교산학협력단 | Nonvolatile memory device having twin-fins separated by shield electrode and nand flash memory array using the same |
| KR101684616B1 (en) * | 2015-02-17 | 2016-12-07 | 경북대학교 산학협력단 | Semiconductor device and method of manufacturing thereof |
| KR20220031366A (en) | 2020-09-04 | 2022-03-11 | 삼성전자주식회사 | Field effect transistor and method of manufacturing the same |
Family Cites Families (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR100396698B1 (en) * | 2001-03-15 | 2003-09-03 | 주식회사 하이닉스반도체 | Structure of Flash Memory Device |
| KR100521382B1 (en) * | 2003-06-30 | 2005-10-12 | 삼성전자주식회사 | Method for fabricating a finfet in a semiconductor device |
| KR100931494B1 (en) * | 2003-07-16 | 2009-12-11 | 매그나칩 반도체 유한회사 | Non-volatile memory device manufacturing method |
| KR100604875B1 (en) * | 2004-06-29 | 2006-07-31 | 삼성전자주식회사 | Non-volatile semiconductor memory device having strap region and fabricating method thereof |
| KR100555569B1 (en) * | 2004-08-06 | 2006-03-03 | 삼성전자주식회사 | Semiconductor device having the channel area restricted by insulating film and method of fabrication using the same |
-
2006
- 2006-11-15 KR KR1020060113041A patent/KR100773564B1/en not_active IP Right Cessation
-
2007
- 2007-03-07 CN CNA2007100854789A patent/CN101038923A/en active Pending
- 2007-04-25 KR KR1020070040480A patent/KR100785039B1/en not_active IP Right Cessation
Cited By (22)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102986022A (en) * | 2010-06-19 | 2013-03-20 | 桑迪士克科技股份有限公司 | Non-volatile memory comprising bit line air gaps and word line air gaps and corresponding manufacturing method |
| CN102986022B (en) * | 2010-06-19 | 2016-07-06 | 桑迪士克科技股份有限公司 | Manufacture method including the nonvolatile memory of bit line air gap and wordline air gap and correspondence |
| CN102956686A (en) * | 2011-08-18 | 2013-03-06 | 中国科学院微电子研究所 | Silicon germanium nanostructure substrate and manufacturing method thereof |
| CN103474461A (en) * | 2012-06-06 | 2013-12-25 | 中芯国际集成电路制造(上海)有限公司 | Finned-type field-effect tube and its formation method |
| CN103474461B (en) * | 2012-06-06 | 2016-01-06 | 中芯国际集成电路制造(上海)有限公司 | Fin field effect pipe and forming method thereof |
| CN104124210B (en) * | 2013-04-28 | 2016-12-28 | 中芯国际集成电路制造(上海)有限公司 | The forming method of semiconductor structure |
| CN104124210A (en) * | 2013-04-28 | 2014-10-29 | 中芯国际集成电路制造(上海)有限公司 | Method for forming semiconductor structure |
| CN104347425A (en) * | 2013-08-01 | 2015-02-11 | 三星电子株式会社 | Semiconductor device and method for fabricating the same |
| CN106711143B (en) * | 2015-11-12 | 2020-07-03 | 台湾积体电路制造股份有限公司 | Fin field effect transistor structure and manufacturing method thereof |
| CN106711143A (en) * | 2015-11-12 | 2017-05-24 | 台湾积体电路制造股份有限公司 | FinFET structure and method for fabricating the same |
| US11804484B2 (en) | 2015-11-12 | 2023-10-31 | Taiwan Semiconductor Manufacturing Company Limited | FinFet isolation structure and method for fabricating the same |
| US10504895B2 (en) | 2015-11-12 | 2019-12-10 | Taiwan Semiconductor Manufacturing Co., Ltd. | FinFET isolation structure and method for fabricating the same |
| US10978450B2 (en) | 2015-11-12 | 2021-04-13 | Taiwan Semiconductor Manufacturing Company Limited | FinFET isolation structure and method for fabricating the same |
| CN108541342A (en) * | 2015-12-24 | 2018-09-14 | 英特尔公司 | The transistor of reduction leakage with rich germanium channel region |
| CN108541342B (en) * | 2015-12-24 | 2021-10-12 | 英特尔公司 | Reduced leakage transistor with germanium-rich channel region |
| CN105977299A (en) * | 2016-06-17 | 2016-09-28 | 中国科学院微电子研究所 | Semiconductor device and manufacturing method therefor |
| CN105977299B (en) * | 2016-06-17 | 2019-12-10 | 中国科学院微电子研究所 | Semiconductor device and method for manufacturing the same |
| US11276769B2 (en) | 2016-06-17 | 2022-03-15 | Institute of Microelectronics, Chinese Academy of Sciences | Semiconductor device and method of manufacturing the same |
| WO2017215025A1 (en) * | 2016-06-17 | 2017-12-21 | 中国科学院微电子研究所 | Semiconductor device and manufacturing method thereof |
| CN109698213A (en) * | 2017-10-20 | 2019-04-30 | 联华电子股份有限公司 | Semiconductor structure and preparation method thereof |
| CN113380796A (en) * | 2020-05-29 | 2021-09-10 | 台湾积体电路制造股份有限公司 | Semiconductor structure and forming method thereof |
| CN113380796B (en) * | 2020-05-29 | 2024-01-09 | 台湾积体电路制造股份有限公司 | Semiconductor structure and forming method thereof |
Also Published As
| Publication number | Publication date |
|---|---|
| KR100785039B1 (en) | 2007-12-12 |
| KR100773564B1 (en) | 2007-11-07 |
| KR20070094444A (en) | 2007-09-20 |
| KR20070094582A (en) | 2007-09-20 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN101038923A (en) | Non-volatile memory device and method of manufacturing the same | |
| US10985181B2 (en) | Semiconductor device and method for manufacturing same | |
| US7947590B2 (en) | Method of manufacturing a non-volatile memory device | |
| JP4939955B2 (en) | Nonvolatile semiconductor memory device | |
| CN1265466C (en) | Longitudinal transistor, memory device and longitudinal transistor making process | |
| JP4909894B2 (en) | Nonvolatile semiconductor memory device and manufacturing method thereof | |
| CN1901201A (en) | Non-volatile memory device having fin-type channel region and method of fabricating the same | |
| CN1901224A (en) | Semiconductor device and random access memory having single gate electrode corresponding to a pair of channel regions | |
| CN113380814B (en) | Semiconductor device with a semiconductor device having a plurality of semiconductor chips | |
| US20110084331A1 (en) | Semiconductor device | |
| CN110349970A (en) | Semiconductor storage unit | |
| CN1855511A (en) | Semiconductor memory having charge trapping memory cells and fabrication method thereof | |
| CN101675502A (en) | Nonvolatile memory cell comprising a nanowire and manufacturing method thereof | |
| CN1159865A (en) | Fixed value storage cell arrangement and method of producing the same | |
| KR101160185B1 (en) | 3d vertical type memory cell string with shield electrode, memory array using the same and fabrication method thereof | |
| US20080070363A1 (en) | Method of Making an Array of Non-Volatile Memory Cells With Floating Gates Formed of Spacers in Substrate Trenches | |
| CN101114654A (en) | Non-volatile memory device and methods of operating and fabricating the same | |
| CN1832200A (en) | Semiconductor apparatus and floating grid memory | |
| US20070296033A1 (en) | Non-volatile memory device having four storage node films and methods of operating and manufacturing the same | |
| CN110911417A (en) | Three-dimensional memory and manufacturing method thereof | |
| KR101329586B1 (en) | 3d vertical type memory cell string with weighting electrode, memory array using the same and fabrication method thereof | |
| CN1607667A (en) | Nonvolatile memory cell employing a plurality of dielectric nanoclusters and method of fabricating the same | |
| US7157767B2 (en) | Semiconductor memory element, semiconductor memory arrangement, method for fabricating a semiconductor memory element and method for operating a semiconductor memory element | |
| TWI762967B (en) | semiconductor memory device | |
| US7053447B2 (en) | Charge-trapping semiconductor memory device |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C02 | Deemed withdrawal of patent application after publication (patent law 2001) | ||
| WD01 | Invention patent application deemed withdrawn after publication |