CN100583642C - 包括分频器的装置 - Google Patents
包括分频器的装置 Download PDFInfo
- Publication number
- CN100583642C CN100583642C CN200580007778A CN200580007778A CN100583642C CN 100583642 C CN100583642 C CN 100583642C CN 200580007778 A CN200580007778 A CN 200580007778A CN 200580007778 A CN200580007778 A CN 200580007778A CN 100583642 C CN100583642 C CN 100583642C
- Authority
- CN
- China
- Prior art keywords
- input
- signal
- output
- frequency
- gate circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
- 230000003750 conditioning effect Effects 0.000 claims description 42
- 238000000034 method Methods 0.000 claims description 5
- 238000010586 diagram Methods 0.000 description 7
- 230000007423 decrease Effects 0.000 description 2
- 230000001105 regulatory effect Effects 0.000 description 2
- 238000006243 chemical reaction Methods 0.000 description 1
- 230000021615 conjugation Effects 0.000 description 1
- 230000001419 dependent effect Effects 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K23/00—Pulse counters comprising counting chains; Frequency dividers comprising counting chains
- H03K23/64—Pulse counters comprising counting chains; Frequency dividers comprising counting chains with a base or radix other than a power of two
- H03K23/68—Pulse counters comprising counting chains; Frequency dividers comprising counting chains with a base or radix other than a power of two with a base which is a non-integer
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K23/00—Pulse counters comprising counting chains; Frequency dividers comprising counting chains
- H03K23/64—Pulse counters comprising counting chains; Frequency dividers comprising counting chains with a base or radix other than a power of two
- H03K23/66—Pulse counters comprising counting chains; Frequency dividers comprising counting chains with a base or radix other than a power of two with a variable counting base, e.g. by presetting or by adding or suppressing pulses
- H03K23/667—Pulse counters comprising counting chains; Frequency dividers comprising counting chains with a base or radix other than a power of two with a variable counting base, e.g. by presetting or by adding or suppressing pulses by switching the base during a counting cycle
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/16—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
- H03L7/18—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop
- H03L7/197—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between numbers which are variable in time or the frequency divider dividing by a factor variable in time, e.g. for obtaining fractional frequency division
- H03L7/1974—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between numbers which are variable in time or the frequency divider dividing by a factor variable in time, e.g. for obtaining fractional frequency division for fractional frequency division
- H03L7/1976—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between numbers which are variable in time or the frequency divider dividing by a factor variable in time, e.g. for obtaining fractional frequency division for fractional frequency division using a phase accumulator for controlling the counter or frequency divider
Landscapes
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
- Ultra Sonic Daignosis Equipment (AREA)
- Radar Systems Or Details Thereof (AREA)
Abstract
Description
p<sub>1</sub> | P<sub>0</sub> | ΣΔ<sub>1</sub> | ΣΔ<sub>0</sub> | 22 | 21 | p<sup>*</sup><sub>1</sub> | p<sup>*</sup><sub>0</sub> | m<sub>1</sub> | m<sub>0</sub> |
0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | x | x |
0 | 0 | 0 | 1 | 0 | 1x | 0 | 1 | x | 0 |
0 | 0 | 1 | 0 | 1x | 0 | 1 | 0 | 0 | x |
0 | 0 | 1 | 1 | 1x | 1x | 1 | 1 | 0 | 0 |
0 | 1 | 0 | 0 | 0 | 1x | 0 | 1 | x | 0 |
0 | 1 | 0 | 1 | 0 | 2x | 0 | 1 | x | 1 |
0 | 1 | 1 | 0 | 1x | 1x | 1 | 1 | 0 | 0 |
0 | 1 | 1 | 1 | 1x | 2x | 1 | 1 | 0 | 1 |
1 | 0 | 0 | 0 | 1x | 0 | 1 | 0 | 0 | x |
1 | 0 | 0 | 1 | 1x | 1x | 1 | 1 | 0 | 0 |
1 | 0 | 1 | 0 | 2x | 0 | 1 | 0 | 1 | x |
1 | 0 | 1 | 1 | 2x | 1x | 1 | 1 | 1 | 0 |
1 | 1 | 0 | 0 | 1x | 1x | 1 | 1 | 0 | 0 |
1 | 1 | 0 | 1 | 1x | 2x | 1 | 1 | 0 | 1 |
1 | 1 | 1 | 0 | 2x | 1x | 1 | 1 | 1 | 0 |
1 | 1 | 1 | 1 | 2x | 2x | 1 | 1 | 1 | 1 |
Claims (9)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP04101016.6 | 2004-03-12 | ||
EP04101016 | 2004-03-12 |
Publications (2)
Publication Number | Publication Date |
---|---|
CN1930781A CN1930781A (zh) | 2007-03-14 |
CN100583642C true CN100583642C (zh) | 2010-01-20 |
Family
ID=34960615
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN200580007778A Expired - Fee Related CN100583642C (zh) | 2004-03-12 | 2005-03-02 | 包括分频器的装置 |
Country Status (6)
Country | Link |
---|---|
EP (1) | EP1728327B1 (zh) |
JP (1) | JP2007529179A (zh) |
CN (1) | CN100583642C (zh) |
AT (1) | ATE400088T1 (zh) |
DE (1) | DE602005007868D1 (zh) |
WO (1) | WO2005091507A1 (zh) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP6344979B2 (ja) * | 2014-05-30 | 2018-06-20 | 三菱電機株式会社 | 可変分周回路 |
Family Cites Families (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5195111A (en) * | 1990-09-07 | 1993-03-16 | Nihon Musen Kabushiki Kaisha | Programmable frequency dividing apparatus |
JPH0783257B2 (ja) * | 1990-09-07 | 1995-09-06 | 日本無線株式会社 | 可変分周装置 |
JP2572302B2 (ja) * | 1990-09-07 | 1997-01-16 | 日本無線株式会社 | 可変分周装置 |
ATE274257T1 (de) * | 2000-12-22 | 2004-09-15 | Koninkl Philips Electronics Nv | Frequenzteiler mit niedrigem leistungsverbrauch, geeignete vorrichtung und verfahren für leistungseffizienter frequenzteiler |
JP4386725B2 (ja) * | 2001-08-29 | 2009-12-16 | エヌエックスピー ビー ヴィ | 低減されたジッタを備える改良された分周器及びそれに基づく送信器 |
KR100398048B1 (ko) * | 2001-12-11 | 2003-09-19 | 한국전자통신연구원 | 델타 시그마 나누기의 구조 |
-
2005
- 2005-03-02 EP EP05708909A patent/EP1728327B1/en not_active Not-in-force
- 2005-03-02 DE DE602005007868T patent/DE602005007868D1/de active Active
- 2005-03-02 JP JP2007502470A patent/JP2007529179A/ja active Pending
- 2005-03-02 WO PCT/IB2005/050772 patent/WO2005091507A1/en active IP Right Grant
- 2005-03-02 CN CN200580007778A patent/CN100583642C/zh not_active Expired - Fee Related
- 2005-03-02 AT AT05708909T patent/ATE400088T1/de not_active IP Right Cessation
Also Published As
Publication number | Publication date |
---|---|
WO2005091507A1 (en) | 2005-09-29 |
DE602005007868D1 (de) | 2008-08-14 |
CN1930781A (zh) | 2007-03-14 |
ATE400088T1 (de) | 2008-07-15 |
JP2007529179A (ja) | 2007-10-18 |
EP1728327B1 (en) | 2008-07-02 |
EP1728327A1 (en) | 2006-12-06 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6710665B2 (en) | Phase-locked loop with conditioned charge pump output | |
US9503103B2 (en) | Phase locked loop with a frequency multiplier and method of configuring the phase locked loop | |
JP2009065704A (ja) | 位相同期ループ周波数合成に於ける低雑音化の方法 | |
US7541880B2 (en) | Circuit and method for glitch correction | |
US7019570B2 (en) | Dual-gain loop circuitry for programmable logic device | |
US20210111729A1 (en) | Apparatus and Methods for Digital Phase Locked Loop with Analog Proportional Control Function | |
US7292106B2 (en) | Phase-locked loop with conditioned charge pump output | |
KR20010095537A (ko) | 듀티 싸이클 보정회로 및 방법 | |
JPH04507180A (ja) | 音声/データ通信システム用分数分周合成器 | |
JP2007116661A (ja) | 広い周波数範囲にわたり安定した利得を有する電圧制御発振器 | |
US20020163325A1 (en) | Linear fast-locking digital phase detector | |
KR101307498B1 (ko) | 시그마-델타 기반 위상 고정 루프 | |
US11025257B2 (en) | Devices and methods for generating a broadband frequency signal | |
US8760201B1 (en) | Digitally programmed capacitance multiplication with one charge pump | |
US20110163784A1 (en) | Fractional frequency divider | |
CN100583642C (zh) | 包括分频器的装置 | |
US7212054B1 (en) | DLL with adjustable phase shift using processed control signal | |
US6489821B1 (en) | High frequency system with duty cycle buffer | |
US6529084B1 (en) | Interleaved feedforward VCO and PLL | |
US6985551B1 (en) | Linear dead-band-free digital phase detection | |
JP3196844B2 (ja) | 位相調整回路 | |
KR100365486B1 (ko) | 위상비교회로, 피엘엘회로, 텔레비전방송 수신기 및,위상비교방법 | |
JP2015100081A (ja) | スペクトラム拡散クロックジェネレータ及びその制御方法 | |
US20040263143A1 (en) | Reference voltage generator for frequency divider and method thereof | |
US20090206895A1 (en) | Phase synchronization apparatus |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
ASS | Succession or assignment of patent right |
Owner name: NXP CO., LTD. Free format text: FORMER OWNER: KONINKLIJKE PHILIPS ELECTRONICS N.V. Effective date: 20071019 |
|
C41 | Transfer of patent application or patent right or utility model | ||
TA01 | Transfer of patent application right |
Effective date of registration: 20071019 Address after: Holland Ian Deho Finn Applicant after: Koninkl Philips Electronics NV Address before: Holland Ian Deho Finn Applicant before: Koninklijke Philips Electronics N.V. |
|
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20100120 Termination date: 20180302 |
|
CF01 | Termination of patent right due to non-payment of annual fee |