CN100578475C - 具备总线存取收回的数据处理系统 - Google Patents

具备总线存取收回的数据处理系统 Download PDF

Info

Publication number
CN100578475C
CN100578475C CN200580032682A CN200580032682A CN100578475C CN 100578475 C CN100578475 C CN 100578475C CN 200580032682 A CN200580032682 A CN 200580032682A CN 200580032682 A CN200580032682 A CN 200580032682A CN 100578475 C CN100578475 C CN 100578475C
Authority
CN
China
Prior art keywords
access
access request
master
eviction
request
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CN200580032682A
Other languages
English (en)
Chinese (zh)
Other versions
CN101027656A (zh
Inventor
威廉·C·莫耶
布雷特·W·默多克
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Zenith Investment LLC
Apple Inc
Original Assignee
Freescale Semiconductor Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Freescale Semiconductor Inc filed Critical Freescale Semiconductor Inc
Publication of CN101027656A publication Critical patent/CN101027656A/zh
Application granted granted Critical
Publication of CN100578475C publication Critical patent/CN100578475C/zh
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/36—Handling requests for interconnection or transfer for access to common bus or bus system
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/36—Handling requests for interconnection or transfer for access to common bus or bus system
    • G06F13/368—Handling requests for interconnection or transfer for access to common bus or bus system with decentralised access control
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Bus Control (AREA)
CN200580032682A 2004-09-30 2005-09-01 具备总线存取收回的数据处理系统 Expired - Fee Related CN100578475C (zh)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US10/955,558 2004-09-30
US10/955,558 US7340542B2 (en) 2004-09-30 2004-09-30 Data processing system with bus access retraction

Publications (2)

Publication Number Publication Date
CN101027656A CN101027656A (zh) 2007-08-29
CN100578475C true CN100578475C (zh) 2010-01-06

Family

ID=36100534

Family Applications (1)

Application Number Title Priority Date Filing Date
CN200580032682A Expired - Fee Related CN100578475C (zh) 2004-09-30 2005-09-01 具备总线存取收回的数据处理系统

Country Status (6)

Country Link
US (1) US7340542B2 (enExample)
EP (1) EP1810158A2 (enExample)
JP (1) JP4848375B2 (enExample)
KR (1) KR20070058561A (enExample)
CN (1) CN100578475C (enExample)
WO (1) WO2006039039A2 (enExample)

Families Citing this family (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100725417B1 (ko) * 2006-02-22 2007-06-07 삼성전자주식회사 우선 순위에 따른 플래시 메모리의 연산 처리 장치 및 방법
US20080040591A1 (en) * 2006-08-11 2008-02-14 Moyer William C Method for determining branch target buffer (btb) allocation for branch instructions
US20080040590A1 (en) * 2006-08-11 2008-02-14 Lea Hwang Lee Selective branch target buffer (btb) allocaiton
KR100951126B1 (ko) * 2008-02-18 2010-04-07 인하대학교 산학협력단 버스 중재 방법 및 장치
US8667226B2 (en) 2008-03-24 2014-03-04 Freescale Semiconductor, Inc. Selective interconnect transaction control for cache coherency maintenance
KR100973419B1 (ko) * 2008-06-11 2010-07-30 인하대학교 산학협력단 버스 중재 방법 및 장치
US8370551B2 (en) * 2010-01-08 2013-02-05 International Business Machines Corporation Arbitration in crossbar interconnect for low latency
US8397006B2 (en) * 2010-01-28 2013-03-12 Freescale Semiconductor, Inc. Arbitration scheme for accessing a shared resource
CN102207919A (zh) * 2010-03-30 2011-10-05 国际商业机器公司 加速数据传输的处理单元、芯片、计算设备和方法
JP2014023094A (ja) * 2012-07-23 2014-02-03 Fujitsu Ltd パケットスイッチ、伝送装置及びパケット伝送方法
CN112241390B (zh) * 2020-10-22 2022-08-30 上海兆芯集成电路有限公司 主机互连装置及其方法

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4987529A (en) * 1988-08-11 1991-01-22 Ast Research, Inc. Shared memory bus system for arbitrating access control among contending memory refresh circuits, peripheral controllers, and bus masters
CN1052563A (zh) * 1989-12-15 1991-06-26 国际商业机器公司 调节优先级仲裁的装置
US20020144054A1 (en) * 2001-03-30 2002-10-03 Fanning Blaise B. Prefetch canceling based on most recent accesses

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4620278A (en) * 1983-08-29 1986-10-28 Sperry Corporation Distributed bus arbitration according each bus user the ability to inhibit all new requests to arbitrate the bus, or to cancel its own pending request, and according the highest priority user the ability to stop the bus
JP2908147B2 (ja) * 1992-10-30 1999-06-21 富士通株式会社 バス制御装置及び方法
JP2002041445A (ja) * 2000-05-19 2002-02-08 Matsushita Electric Ind Co Ltd 高性能ｄｍａコントローラ
JP2002063130A (ja) * 2000-08-23 2002-02-28 Nec Corp バス調停システム
JP2005025670A (ja) * 2003-07-02 2005-01-27 Matsushita Electric Ind Co Ltd バス制御システム、バスマスタ及びバスアービタ
JP2005158035A (ja) * 2003-11-05 2005-06-16 Matsushita Electric Ind Co Ltd 調停回路及びこれに備える機能処理回路

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4987529A (en) * 1988-08-11 1991-01-22 Ast Research, Inc. Shared memory bus system for arbitrating access control among contending memory refresh circuits, peripheral controllers, and bus masters
CN1052563A (zh) * 1989-12-15 1991-06-26 国际商业机器公司 调节优先级仲裁的装置
US20020144054A1 (en) * 2001-03-30 2002-10-03 Fanning Blaise B. Prefetch canceling based on most recent accesses

Also Published As

Publication number Publication date
WO2006039039A3 (en) 2007-04-05
US20060069839A1 (en) 2006-03-30
JP2008515090A (ja) 2008-05-08
US7340542B2 (en) 2008-03-04
CN101027656A (zh) 2007-08-29
WO2006039039A2 (en) 2006-04-13
EP1810158A2 (en) 2007-07-25
JP4848375B2 (ja) 2011-12-28
KR20070058561A (ko) 2007-06-08

Similar Documents

Publication Publication Date Title
US6073199A (en) History-based bus arbitration with hidden re-arbitration during wait cycles
US8082378B1 (en) Master and slave side arbitrators associated with programmable chip system components
US7155618B2 (en) Low power system and method for a data processing system
US5901295A (en) Address and data bus arbiter for pipelined transactions on a split bus
US20060221931A1 (en) On-chip inter-subsystem communication including concurrent data traffic routing
CN100578475C (zh) 具备总线存取收回的数据处理系统
JP5506304B2 (ja) データ処理装置及びデータ処理システム
US6272580B1 (en) Apparatus and method for dynamically elevating a lower level bus master to an upper level bus master within a multi-level arbitration system
EP0773500A1 (en) Dual mode arbitration method for computer systems with zero to two cycles of latency
EP0671692B1 (en) Fast pipelined distributed arbitration scheme
US6275890B1 (en) Low latency data path in a cross-bar switch providing dynamically prioritized bus arbitration
US6549964B1 (en) Delayed transaction method and device used in a PCI system
US6546448B1 (en) Method and apparatus for arbitrating access to a PCI bus by a plurality of functions in a multi-function master
US7130943B2 (en) Data processing system with bus access retraction
EP1820109B1 (en) Time-based weighted round robin arbiter
US5708783A (en) Data bus arbiter for pipelined transactions on a split bus
US5815676A (en) Address bus arbiter for pipelined transactions on a split bus
WO1997029432A1 (en) Apparatus for programmably defining the access latency
JP2000134282A (ja) 限界ベ―スのア―ビトレ―ション方式の装置および方法
JP3206656B2 (ja) バス上でのプリフェッチ装置およびプリフェッチ方法
JPH06266657A (ja) 情報処理装置
JPH05189311A (ja) キャッシュメモリ・システム
JP2001188749A (ja) バスコントローラ
WO1999048008A2 (en) Method and apparatus for intermodule data transfer

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
ASS Succession or assignment of patent right

Owner name: TIANDING INVESTMENT CO., LTD.

Free format text: FORMER OWNER: FISICAL SEMICONDUCTOR INC.

Effective date: 20150624

Owner name: APPLE COMPUTER, INC.

Free format text: FORMER OWNER: TIANDING INVESTMENT CO., LTD.

Effective date: 20150624

C41 Transfer of patent application or patent right or utility model
TR01 Transfer of patent right

Effective date of registration: 20150624

Address after: American California

Patentee after: APPLE Inc.

Address before: American California

Patentee before: Zenith investment LLC

Effective date of registration: 20150624

Address after: American California

Patentee after: Zenith investment LLC

Address before: Texas in the United States

Patentee before: FREESCALE SEMICONDUCTOR, Inc.

CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20100106

Termination date: 20200901

CF01 Termination of patent right due to non-payment of annual fee