CN100481395C - Rom存储器及其制造方法 - Google Patents
Rom存储器及其制造方法 Download PDFInfo
- Publication number
- CN100481395C CN100481395C CNB2003101229700A CN200310122970A CN100481395C CN 100481395 C CN100481395 C CN 100481395C CN B2003101229700 A CNB2003101229700 A CN B2003101229700A CN 200310122970 A CN200310122970 A CN 200310122970A CN 100481395 C CN100481395 C CN 100481395C
- Authority
- CN
- China
- Prior art keywords
- grid structure
- groove isolation
- region
- sidewall spacers
- drain region
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 230000015654 memory Effects 0.000 title claims description 42
- 238000004519 manufacturing process Methods 0.000 title description 7
- 238000002955 isolation Methods 0.000 claims abstract description 46
- 238000000034 method Methods 0.000 claims abstract description 32
- 239000000758 substrate Substances 0.000 claims abstract description 21
- 239000004065 semiconductor Substances 0.000 claims abstract description 18
- 229910021332 silicide Inorganic materials 0.000 claims abstract description 7
- FVBUAEGBCNSCDD-UHFFFAOYSA-N silicide(4-) Chemical compound [Si-4] FVBUAEGBCNSCDD-UHFFFAOYSA-N 0.000 claims abstract description 7
- 125000006850 spacer group Chemical group 0.000 claims description 33
- 229910052751 metal Inorganic materials 0.000 claims description 30
- 239000002184 metal Substances 0.000 claims description 30
- 238000010276 construction Methods 0.000 claims description 28
- 238000002844 melting Methods 0.000 claims description 28
- 230000008018 melting Effects 0.000 claims description 28
- 230000002093 peripheral effect Effects 0.000 claims description 17
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 claims description 8
- 230000015572 biosynthetic process Effects 0.000 claims description 5
- 235000012239 silicon dioxide Nutrition 0.000 claims description 4
- 239000000377 silicon dioxide Substances 0.000 claims description 4
- 229910021341 titanium silicide Inorganic materials 0.000 claims description 2
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical group [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 claims 1
- 239000010941 cobalt Substances 0.000 claims 1
- 229910017052 cobalt Inorganic materials 0.000 claims 1
- GUTLYIVDDKVIGB-UHFFFAOYSA-N cobalt atom Chemical compound [Co] GUTLYIVDDKVIGB-UHFFFAOYSA-N 0.000 claims 1
- 239000000126 substance Substances 0.000 claims 1
- 239000010936 titanium Substances 0.000 claims 1
- 229910052719 titanium Inorganic materials 0.000 claims 1
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 claims 1
- 239000010937 tungsten Substances 0.000 claims 1
- 229910052721 tungsten Inorganic materials 0.000 claims 1
- 239000003870 refractory metal Substances 0.000 abstract description 4
- 238000005516 engineering process Methods 0.000 description 11
- 238000012986 modification Methods 0.000 description 10
- 230000004048 modification Effects 0.000 description 10
- 229920005591 polysilicon Polymers 0.000 description 10
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 8
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 7
- 229910052710 silicon Inorganic materials 0.000 description 7
- 239000010703 silicon Substances 0.000 description 7
- 238000012545 processing Methods 0.000 description 5
- 238000013461 design Methods 0.000 description 4
- 229910052581 Si3N4 Inorganic materials 0.000 description 3
- 230000008901 benefit Effects 0.000 description 3
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 3
- 230000000694 effects Effects 0.000 description 2
- 238000001465 metallisation Methods 0.000 description 2
- 239000000203 mixture Substances 0.000 description 2
- 238000002360 preparation method Methods 0.000 description 2
- AIOWANYIHSOXQY-UHFFFAOYSA-N cobalt silicon Chemical compound [Si].[Co] AIOWANYIHSOXQY-UHFFFAOYSA-N 0.000 description 1
- 238000011161 development Methods 0.000 description 1
- 239000004744 fabric Substances 0.000 description 1
- 238000002347 injection Methods 0.000 description 1
- 239000007924 injection Substances 0.000 description 1
- 238000009413 insulation Methods 0.000 description 1
- 230000003647 oxidation Effects 0.000 description 1
- 238000007254 oxidation reaction Methods 0.000 description 1
- 230000003071 parasitic effect Effects 0.000 description 1
- 238000000059 patterning Methods 0.000 description 1
- WQJQOUPTWCFRMM-UHFFFAOYSA-N tungsten disilicide Chemical compound [Si]#[W]#[Si] WQJQOUPTWCFRMM-UHFFFAOYSA-N 0.000 description 1
- 229910021342 tungsten silicide Inorganic materials 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body
- H01L27/10—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a repetitive configuration
- H01L27/105—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a repetitive configuration including field-effect components
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B20/00—Read-only memory [ROM] devices
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B20/00—Read-only memory [ROM] devices
- H10B20/27—ROM only
- H10B20/30—ROM only having the source region and the drain region on the same level, e.g. lateral transistors
- H10B20/38—Doping programmed, e.g. mask ROM
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Semiconductor Memories (AREA)
Abstract
Description
Claims (15)
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CNB2003101229700A CN100481395C (zh) | 2003-12-30 | 2003-12-30 | Rom存储器及其制造方法 |
US10/773,522 US20050148145A1 (en) | 2003-12-30 | 2004-02-06 | Semiconductor memory cell with buried dopant bit lines and salicided polysilicon word lines isolated by an array of blocks |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CNB2003101229700A CN100481395C (zh) | 2003-12-30 | 2003-12-30 | Rom存储器及其制造方法 |
Publications (2)
Publication Number | Publication Date |
---|---|
CN1635629A CN1635629A (zh) | 2005-07-06 |
CN100481395C true CN100481395C (zh) | 2009-04-22 |
Family
ID=34706065
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CNB2003101229700A Expired - Lifetime CN100481395C (zh) | 2003-12-30 | 2003-12-30 | Rom存储器及其制造方法 |
Country Status (2)
Country | Link |
---|---|
US (1) | US20050148145A1 (zh) |
CN (1) | CN100481395C (zh) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7423312B1 (en) * | 2004-07-20 | 2008-09-09 | Spansion Llc | Apparatus and method for a memory array with shallow trench isolation regions between bit lines for increased process margins |
JP5444694B2 (ja) * | 2008-11-12 | 2014-03-19 | ソニー株式会社 | 固体撮像装置、その製造方法および撮像装置 |
Family Cites Families (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5313419A (en) * | 1993-02-01 | 1994-05-17 | National Semiconductor Corporation | Self-aligned trench isolation scheme for select transistors in an alternate metal virtual ground (AMG) EPROM array |
TW407348B (en) * | 1999-02-03 | 2000-10-01 | United Microelectronics Corp | Manufacture of the flash memory |
DE60045666D1 (de) * | 2000-01-07 | 2011-04-07 | Sharp Kk | Halbleiteranordnung und informationsverarbeitungsanordnung |
US6372580B1 (en) * | 2000-03-15 | 2002-04-16 | Winbond Electronics Corp. | Process for making mask ROM using a salicide process and mask ROM |
TW527704B (en) * | 2002-03-19 | 2003-04-11 | Macronix Int Co Ltd | Mask ROM structure and its manufacturing method |
US6847087B2 (en) * | 2002-10-31 | 2005-01-25 | Ememory Technology Inc. | Bi-directional Fowler-Nordheim tunneling flash memory |
TW591761B (en) * | 2003-07-11 | 2004-06-11 | Macronix Int Co Ltd | NAND type binary nitride read only memory and the manufacturing method |
-
2003
- 2003-12-30 CN CNB2003101229700A patent/CN100481395C/zh not_active Expired - Lifetime
-
2004
- 2004-02-06 US US10/773,522 patent/US20050148145A1/en not_active Abandoned
Also Published As
Publication number | Publication date |
---|---|
US20050148145A1 (en) | 2005-07-07 |
CN1635629A (zh) | 2005-07-06 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6060740A (en) | Non-volatile semiconductor memory device and method for manufacturing the same | |
US6448135B1 (en) | Semiconductor device and method of fabricating same | |
US6709922B2 (en) | Method of manufacturing semiconductor integrated circuit device including nonvolatile semiconductor memory devices | |
US6515511B2 (en) | Semiconductor integrated circuit and semiconductor integrated circuit device | |
KR0147500B1 (ko) | 머지 분리 및 노드 트랜치 구조의 메모리 어레이에서 기생 누설을 감소시키기 위한 구조 및 방법 | |
CN101501848B (zh) | 使用硅锗的可编程熔丝 | |
KR100600681B1 (ko) | 반도체 기억 장치 및 그 제조 방법 | |
US6583005B2 (en) | Method of manufacturing a semiconductor memory device with a buried bit line | |
JPH10189600A (ja) | 半導体集積回路、半導体集積回路の設計方法および製造方法 | |
US20020100929A1 (en) | Semiconductor integrated circuit device including nonvolatile semiconductor memory devices | |
US6897520B2 (en) | Vertically integrated flash EEPROM for greater density and lower cost | |
JPH0210741A (ja) | Mosトランジスタにおいてセルフアラインソース/ドレインコンタクトを形成する方法 | |
KR102431682B1 (ko) | 반도체 장치 구조체 | |
US6207991B1 (en) | Integrated non-volatile and CMOS memories having substantially the same thickness gates and methods of forming the same | |
US5113238A (en) | Contactless non-volatile memory array cells | |
CN100481395C (zh) | Rom存储器及其制造方法 | |
JP2023036057A (ja) | スタンダードセル構造 | |
JP2538856B2 (ja) | 半導体装置の製造方法 | |
US10269811B2 (en) | Selective SAC capping on fin field effect transistor structures and related methods | |
US8236646B2 (en) | Non-volatile memory manufacturing method using STI trench implantation | |
KR100717279B1 (ko) | 마스크롬 소자 및 그 형성 방법 | |
US20240153540A1 (en) | Semiconductor device structure | |
US6686241B2 (en) | Method of forming low-resistivity connections in non-volatile memories | |
JPH08306875A (ja) | 半導体デバイス | |
US20240079048A1 (en) | Memory array circuit |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
ASS | Succession or assignment of patent right |
Owner name: SEMICONDUCTOR MANUFACTURING INTERNATIONAL (BEIJING Effective date: 20111202 |
|
C41 | Transfer of patent application or patent right or utility model | ||
TR01 | Transfer of patent right |
Effective date of registration: 20111202 Address after: 201203 Shanghai City, Pudong New Area Zhangjiang Road No. 18 Co-patentee after: Semiconductor Manufacturing International (Beijing) Corp. Patentee after: SEMICONDUCTOR MANUFACTURING INTERNATIONAL (SHANGHAI) Corp. Address before: 201203 Shanghai City, Pudong New Area Zhangjiang Road No. 18 Patentee before: SEMICONDUCTOR MANUFACTURING INTERNATIONAL (SHANGHAI) Corp. |
|
CX01 | Expiry of patent term | ||
CX01 | Expiry of patent term |
Granted publication date: 20090422 |