CN100470519C - 具有可选择突发错误协议的设备控制器 - Google Patents

具有可选择突发错误协议的设备控制器 Download PDF

Info

Publication number
CN100470519C
CN100470519C CNB2005800065128A CN200580006512A CN100470519C CN 100470519 C CN100470519 C CN 100470519C CN B2005800065128 A CNB2005800065128 A CN B2005800065128A CN 200580006512 A CN200580006512 A CN 200580006512A CN 100470519 C CN100470519 C CN 100470519C
Authority
CN
China
Prior art keywords
burst
protocol
master
error
requested
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CNB2005800065128A
Other languages
English (en)
Chinese (zh)
Other versions
CN1926525A (zh
Inventor
威廉·C·莫耶
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NXP USA Inc
Original Assignee
Freescale Semiconductor Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Freescale Semiconductor Inc filed Critical Freescale Semiconductor Inc
Publication of CN1926525A publication Critical patent/CN1926525A/zh
Application granted granted Critical
Publication of CN100470519C publication Critical patent/CN100470519C/zh
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/382—Information transfer, e.g. on bus using universal interface adapter
    • G06F13/385—Information transfer, e.g. on bus using universal interface adapter for adaptation of a particular data processing system to different peripheral devices
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/40—Bus structure
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16—Error detection or correction of the data by redundancy in hardware
    • G06F11/20—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Quality & Reliability (AREA)
  • Computer Hardware Design (AREA)
  • Communication Control (AREA)
  • Debugging And Monitoring (AREA)
  • Bus Control (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
  • Information Transfer Systems (AREA)
CNB2005800065128A 2004-03-03 2005-01-21 具有可选择突发错误协议的设备控制器 Expired - Fee Related CN100470519C (zh)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US10/792,591 2004-03-03
US10/792,591 US7334059B2 (en) 2004-03-03 2004-03-03 Multiple burst protocol device controller

Publications (2)

Publication Number Publication Date
CN1926525A CN1926525A (zh) 2007-03-07
CN100470519C true CN100470519C (zh) 2009-03-18

Family

ID=34911887

Family Applications (1)

Application Number Title Priority Date Filing Date
CNB2005800065128A Expired - Fee Related CN100470519C (zh) 2004-03-03 2005-01-21 具有可选择突发错误协议的设备控制器

Country Status (9)

Country Link
US (1) US7334059B2 (cg-RX-API-DMAC7.html)
EP (1) EP1723532B1 (cg-RX-API-DMAC7.html)
JP (1) JP4652394B2 (cg-RX-API-DMAC7.html)
KR (1) KR101036445B1 (cg-RX-API-DMAC7.html)
CN (1) CN100470519C (cg-RX-API-DMAC7.html)
AT (1) ATE461488T1 (cg-RX-API-DMAC7.html)
DE (1) DE602005019985D1 (cg-RX-API-DMAC7.html)
TW (1) TWI358662B (cg-RX-API-DMAC7.html)
WO (1) WO2005096161A1 (cg-RX-API-DMAC7.html)

Families Citing this family (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7496695B2 (en) 2005-09-29 2009-02-24 P.A. Semi, Inc. Unified DMA
WO2008002174A1 (en) * 2006-06-28 2008-01-03 Intel Corporation Modification to meggitt decoder for burst error correction codes
US8572302B1 (en) 2006-10-13 2013-10-29 Marvell International Ltd. Controller for storage device with improved burst efficiency
US9015368B2 (en) * 2006-12-22 2015-04-21 Qualcomm Incorporated Enhanced wireless USB protocol
US8001338B2 (en) * 2007-08-21 2011-08-16 Microsoft Corporation Multi-level DRAM controller to manage access to DRAM
CN101470678B (zh) * 2007-12-29 2011-01-19 中国科学院声学研究所 基于突发乱序的存储器控制器、系统及其访存调度方法
US8180975B2 (en) * 2008-02-26 2012-05-15 Microsoft Corporation Controlling interference in shared memory systems using parallelism-aware batch scheduling
US20090248910A1 (en) * 2008-04-01 2009-10-01 Apple Inc. Central dma with arbitrary processing functions
FR2942331A1 (fr) * 2009-02-18 2010-08-20 Stmicroelectronics Grenoble 2 Systeme et procede de traitement de donnees numeriques
CN105302746A (zh) * 2014-07-04 2016-02-03 Lsi公司 多协议存储控制器
JP6988092B2 (ja) * 2017-01-16 2022-01-05 富士通株式会社 並列処理装置およびバーストエラー再現方法
US10606678B2 (en) * 2017-11-17 2020-03-31 Tesla, Inc. System and method for handling errors in a vehicle neural network processor
CN114609955B (zh) * 2022-05-10 2022-08-12 浙江浙能航天氢能技术有限公司 一种加氢用多功能通用控制器设计及控制方法及装置

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1243617A (zh) * 1997-01-14 2000-02-02 三星电子株式会社 多媒体数据的防错方法
CN1442011A (zh) * 2000-11-03 2003-09-10 皇家菲利浦电子有限公司 判定反馈环路设备及用于信道估算和使用突发比特去除旋转的方法

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4710916A (en) 1985-08-02 1987-12-01 Gte Laboratories Incorporated Switching apparatus for burst-switching communications system
JPH05204845A (ja) * 1992-01-30 1993-08-13 Fujitsu Ltd データ処理装置及びその制御方法
JPH0844665A (ja) * 1994-07-14 1996-02-16 Fujitsu Ltd 複数のデータ転送サイズ及びプロトコルをサポートするバス
US5548587A (en) 1994-09-12 1996-08-20 Efficient Networks, Inc. Asynchronous transfer mode adapter for desktop applications
US5774683A (en) 1996-10-21 1998-06-30 Advanced Micro Devices, Inc. Interconnect bus configured to implement multiple transfer protocols
JPH1185673A (ja) * 1997-09-02 1999-03-30 Hitachi Ltd 共有バスの制御方法とその装置
US6195770B1 (en) 1998-03-31 2001-02-27 Emc Corporation Data storage system
US6816829B1 (en) * 2000-01-04 2004-11-09 International Business Machines Corporation System and method to independently verify the execution rate of individual tasks by a device via simulation
JP3462468B2 (ja) 2000-11-27 2003-11-05 松下電器産業株式会社 Ｏｆｄｍ受信装置、ｏｆｄｍ送信装置およびｏｆｄｍ通信方法
US6775727B2 (en) * 2001-06-23 2004-08-10 Freescale Semiconductor, Inc. System and method for controlling bus arbitration during cache memory burst cycles
US7032045B2 (en) 2001-09-18 2006-04-18 Invensys Systems, Inc. Multi-protocol bus device
JP4071117B2 (ja) * 2003-01-23 2008-04-02 シャープ株式会社 送受信回路及び送受信方法並びに送受信装置

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1243617A (zh) * 1997-01-14 2000-02-02 三星电子株式会社 多媒体数据的防错方法
CN1442011A (zh) * 2000-11-03 2003-09-10 皇家菲利浦电子有限公司 判定反馈环路设备及用于信道估算和使用突发比特去除旋转的方法

Also Published As

Publication number Publication date
KR20060126580A (ko) 2006-12-07
TW200535690A (en) 2005-11-01
ATE461488T1 (de) 2010-04-15
US7334059B2 (en) 2008-02-19
EP1723532B1 (en) 2010-03-17
JP4652394B2 (ja) 2011-03-16
EP1723532A1 (en) 2006-11-22
DE602005019985D1 (cg-RX-API-DMAC7.html) 2010-04-29
KR101036445B1 (ko) 2011-05-24
TWI358662B (en) 2012-02-21
US20050198413A1 (en) 2005-09-08
JP2007527071A (ja) 2007-09-20
CN1926525A (zh) 2007-03-07
WO2005096161A1 (en) 2005-10-13
EP1723532A4 (en) 2007-08-22

Similar Documents

Publication Publication Date Title
CN100470519C (zh) 具有可选择突发错误协议的设备控制器
CN101208681B (zh) 通信系统
JP3088180B2 (ja) シリアル入力インタフェース回路
JP7391154B2 (ja) デイジーチェーンｓｐｉ集積回路およびその動作方法
WO2000031649A1 (en) Host controller interface descriptor fetching unit
KR20040012964A (ko) 캐시 메모리 버스트 싸이클 동안 버스 중재를 제어하는시스템 및 방법
US7779174B2 (en) Method and apparatus for dynamically changing burst length using direct memory access control
US7930535B1 (en) Method and apparatus for loading configuration data
CN113849433A (zh) 一种总线控制器的执行方法、装置、总线控制器、计算机设备和存储介质
US8943238B2 (en) Operations using direct memory access
US6507808B1 (en) Hardware logic verification data transfer checking apparatus and method therefor
JP2008009817A (ja) 半導体装置及びデータ転送方法
CN115408204A (zh) 芯片双固件备份启动方法、装置、电子设备及存储介质
CN117131821B (zh) 芯片验证方法、装置、电子设备及存储介质
CN119106646A (zh) Soc级访存验证系统及方法、存储控制器初始化方法
JP4334026B2 (ja) コンピュータシステム、およびその中でシステム管理割込を発生し処理するための方法
CN102591820A (zh) 一种idma总线桥装置
US6651172B1 (en) Multi-phase EEPROM reading for network interface initialization
CN115599408B (zh) 处理器的数据烧录方法、设备及存储介质
JP2006155488A (ja) データ処理装置およびデータ処理方法
CN117743235A (zh) I2c设备的访问方法及装置
JP2755646B2 (ja) データ駆動型データ処理装置
CN119759815A (zh) Ec串口的配置方法、设备及存储介质
JP2003296130A (ja) マイクロコンピュータ
JP3193394B2 (ja) 半導体集積回路及びそのテスト方法

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
CP01 Change in the name or title of a patent holder
CP01 Change in the name or title of a patent holder

Address after: Texas in the United States

Patentee after: NXP USA, Inc.

Address before: Texas in the United States

Patentee before: FREESCALE SEMICONDUCTOR, Inc.

CF01 Termination of patent right due to non-payment of annual fee
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20090318