CN100416451C - Embedded system software loading device and method - Google Patents

Embedded system software loading device and method Download PDF

Info

Publication number
CN100416451C
CN100416451C CNB011426667A CN01142666A CN100416451C CN 100416451 C CN100416451 C CN 100416451C CN B011426667 A CNB011426667 A CN B011426667A CN 01142666 A CN01142666 A CN 01142666A CN 100416451 C CN100416451 C CN 100416451C
Authority
CN
China
Prior art keywords
boot
programming
mainboard
card
programming card
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CNB011426667A
Other languages
Chinese (zh)
Other versions
CN1425963A (en
Inventor
石松
马立军
钟爽莉
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
ZTE Corp
Original Assignee
ZTE Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by ZTE Corp filed Critical ZTE Corp
Priority to CNB011426667A priority Critical patent/CN100416451C/en
Publication of CN1425963A publication Critical patent/CN1425963A/en
Application granted granted Critical
Publication of CN100416451C publication Critical patent/CN100416451C/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Landscapes

  • Stored Programmes (AREA)

Abstract

The present invention provides an embedded system software loading device which comprises a mainboard and a programming card, wherein the programming card comprises BOOT1, BOOT2 and a connecting device; the BOOT1 is a control program of the programming card, and the BOOT2 is a mainboard BOOT program or a software version of the mainboard. Only the control program and the software version which needs downloading need programming on the card. The software version or the BOOT program on the BOOT2 of the programming card is loaded on BOOT Flash on the mainboard by the programming control program on the BOOT1 of an embedded CPU executing programming card on the mainboard through the connection of a connecting socket on interface of the programming card with the mainboard. Fast download of the BOOT program, the software version, etc. can be realized by setting the working mode of a programming control card; a debugging interface can also be provided. The BOOT Flash of the mainboard is divided into a BOOT area and a software version area according to different saving contents. Simultaneously, isolation areas with certain length are inserted into the BOOT area and the software version area for avoiding overlapping in the BOOT area and the software version area. The device has the advantages of good versatility, flexible setting and high systemic reliability, and is suitable for the loading and the upgrade of the BOOT and the software version of any embedded system.

Description

Embedded system software loading device and method
Technical field
The present invention relates to embedded system, special, relate to a kind of at embedded Control and the quick apparatus and method that load of Processing System Software.
Background technology
At present, embedded Control and disposal system more and more are widely used in as in the various fields such as communication field, testing apparatus, Medical Instruments and information household appliances.Along with improving constantly of user's request, the function of embedded system is also more and more abundanter, and is more and more thereby the software version of system takies storage unit.Because jumbo storage chip generally all adopts the encapsulation of SOP Surface Mounts such as (Small Outline Package), must be welded on above the printed circuit board (PCB) when producing, so can't directly use programmable device to programme.Common way has two kinds at present, and a kind of online programming instrument (for example BDM cable of MPC8xx system employing) that is to use is programmed to Flash Memory; Another kind is Boot ROM (the Read-Only Memory that low capacity is installed on veneer, can install by socket, Boot ROM is the ROM (read-only memory) that the system start-up program is housed, be used for the operation of start-up system), utilize the various communication interfaces of program by veneer wherein to obtain program version from the PC on backstage.But all there is certain problem in these two kinds of methods: because BDM (Board Debug Module) debugging acid is generally all very expensive, so the cost of first method is very high; And use second method can't be applicable to the situation that does not have communication port in the system, even if communication port is arranged in the system, but owing to adopted connector, the reliability of system also can descend, and above-mentioned two kinds of methods all exist equipment complexity (generally needing PC), the slow-footed problem of version updating.Moreover, some embedded type CPU has particular requirement for boot BOOT (storer of storing software version or control program) data-bus width, can't adopt 8 cheap low capacity Boot ROM.
Summary of the invention
The objective of the invention is to solve that the production cost height that exists in the prior art, version updating speed are slow, system reliability difference and shortcoming such as poor for applicability.Provide low cost, high speed update software version, good reliability and versatility is good, the apparatus and method that load fast of built-in system software flexibly.
Core concept of the present invention is as follows:
Under the situation of the normal operation of system, board software is the BOOT district startup of BOOT Flash from the mainboard.Under the initial situation, without any version, system can't start in the BOOT district.This moment the programming Control card is inserted into that (this interface has been drawn the control line of mainboard CPU on the programming card interface of mainboard, data line and address wire), two BOOT chips are arranged on the programming card, and (what generally deposit in the BOOT chip is system bootstrap, initialize routine, be responsible for the minimum system initialization of embedded system and the loading of software version, the program that is about among the high capacity Flash is copied among the RAM of system, and the program in the startup RAM), BOOT1 and BOOT2, what wherein BOOT1 deposited is the programming card control program, because control program is more brief, whole procedure can be put into BOOT1 and carry out; What BOOT2 deposited is the BOOT program or the software version of the good mainboard of debugging, control program among the BOOT1 will write the data among the BOOT2 BOOTFlash on the mainboard, and (BOOT Flash is the high capacity Flash storage chip on the mainboard, it is split into BOOT district and Program Memory district, different with the allocation of space of general Flash chip, also be different from general low capacity BOOT ROM).After powering on, the programming card steering logic on the mainboard will be transferred the initial control of system to the programming Control card, and system will start from the BOOT1 of programming Control card, the program that is arranged in the BOOT2 on the card is loaded into the BOOT district of mainboard BOOT Flash.Equally, similarly for the load operation of software version.After programming operation is finished, take off the programming Control card, re-powering mainboard can and start software version from BOOT Flash guiding.Whole programming process can be represented (see figure 6) by the pilot lamp on the programming card after the expansion.
The present invention has constructed a kind of embedded system software loading device, comprises mainboard and programming card;
Described mainboard comprises embedded type CPU, backstage interface, RAM, debugging and peripheral interface, BOOT Flash and programming card interface; Described embedded type CPU receives data by described backstage interface, and data are delivered to described debugging and peripheral interface from described embedded type CPU, sends to backboard by described backstage interface after described debugging other device corresponding with peripheral interface handled.Described programming card interface receives the control signal and the data of embedded type CPU, the card selected control system of programming, by described embedded type CPU described BOOTFlash is carried out write-protect and pattern decoding;
Described programming card comprises BOOT1, BOOT2 and connector.By described programming card interface address bus, data bus, bus control signal, the chip selection signal of described embedded type CPU is connected to described BOOT1 and described BOOT2;
Described programming card interface also comprises programmable logic device (CPLD) (Complex ProgrammableLogic Device) and the gang socket that is connected with programming card.Described programmable logic device (CPLD) carries out the sheet selected control system of programming card and mainboard: when programming card was on the throne, described programmable logic device (CPLD) pointed to BOOT1 on the described programming card with the BOOT chip selection signal of the above embedded type CPU of mainboard; When programming card is not on the throne, the above BOOT Flash of the directed mainboard of described BOOT chip selection signal; Described programmable logic device (CPLD) also carries out write-protect to the BOOT district of mainboard BOOT Flash: when programming card is not on the throne, with the write operation of shielding to BOOT district among the mainboard BOOT Flash;
Described BOOT Flash inner space is divided into BOOT district, three parts of isolated area and Program Memory district; Described BOOT district size is determined by the write-protect function among the described programming card interface CPLD; Described isolated area size also determines that by the write-protect function of programming card interface CPLD remaining space is described Program Memory district;
Described CPLD comprises sheet selected control system logic and write-protect steering logic, and whether the described current programming card of selected control system logic determines be on the throne, if on the throne, then the CS0 signal is connected to programming card BOOT1; If programming card is not on the throne, then be the normal flow process that starts, CS0 is connected to mainboard BOOT Flash, and mainboard is started by the BOOT district among the described BOOT Flash; Described write-protect control is when programming card is not on the throne, and according to present mode and address read-write scope, shielding is to the write signal in BOOT district in logic;
Described CPLD also comprises the pattern decoding logic, and the decoding of the multiple mode of operation of realization is set according to the pattern toggle switch of programming card;
Described programming card also comprises high capacity Flash, deposits bigger software version; Toggle switch is set three kinds of mode of operations: BOOT downloading mode, debugging interface pattern and software version downloading mode; The programming indication LED, indication programming process and programmed result; Debugging interface receives the signal of being drawn from mainboard by the programming card interface.
The invention allows for a kind of built-in system software loading method, may further comprise the steps:
1, differentiates mode of operation,,, otherwise judge it is the BOOT downloading mode if the software version downloading mode then changes step 3 if the debugging interface pattern is then changeed step 4;
2, carry out BOOT and download, download the back that finishes and change step 5;
3, carry out software version and download, change step 5;
4, carry out interface debugging, change step 9;
5, verification data download;
6, judge whether download is correct, as the incorrect step 8 of then changeing;
7, marker for judgment is correct, changes step 9;
8, mark programming mistake;
9, finish.
The quick-downloading apparatus and method of built-in system software that the present invention proposes, only need in the logic of mainboard, to add that programming card is on the throne, the processing of mode of operation and sheet selected control system, make programming card simple, applicable to BOOT, the loading of software version, the upgrading of any embedded system.Whole loading procedure is carried out in the mainboard embedded type CPU, does not need PC and special-purpose programmable device, has reduced production cost, has improved efficient.Owing to no longer adopt socket to connect low capacity BOOT on the mainboard, also improved the reliability of system, simultaneously because high capacity Flash Memory can be configured to the different bus width easily, thereby highway width also is suitable for greater than 8 embedded system when starting.
Description of drawings
The invention will be further described below in conjunction with the drawings and specific embodiments:
Fig. 1 is existing built-in system software version charger synoptic diagram;
Fig. 2 is the quick charger structural drawing of software of the present invention;
Fig. 3 is the described programming card interface structure of Fig. 2 figure;
Fig. 4 is the described CPLD functional block diagram of Fig. 3;
Fig. 5 is a motherboard flash allocation of space synoptic diagram;
Fig. 6 is the structural drawing of embodiment of the present invention;
Fig. 7 is the process flow diagram of the method for the invention.
Embodiment
The present invention combines the strong point of various software loading method, use simple programming Control card (programming card basic structure is seen Fig. 2), programming card is made up of three parts, comprise BOOT1, BOOT2 and interface unit, wherein BOOT1 is the control program of programming card, and BOOT2 is BOOT program or the software version that downloads on the mainboard.Only need the programming Control program on the card and need the downloaded software version, by the gang socket on the programming card interface link to each other with mainboard (the programming card interface is seen Fig. 3, Fig. 4), utilize embedded type CPU (Embedded Central Processing Unit) on the mainboard to carry out programming Control program on the programming card BOOT1, the software version on the programming card BOOT2 or BOOT program are loaded into BOOT Flash on the mainboard.Because the speed of embedded type CPU is all very fast, the speed of version updating is greatly improved; Programming card with low cost, mainboard BOOT program with carry out version after software version is carried out and download and do not need cooperating of PC.In addition,, can realize that BOOT program, software version etc. are quick-downloading, debugging interface can also be provided, can realize that mainboard directly debugs on frame by setting the mode of operation (finish by the toggle switch setting, see Fig. 6) of programming Control card.(size in BOOT district is determined by the write-protect logic to be divided into the BOOT district by the memory contents difference in the BOOT of mainboard Flash; see Fig. 4) and the software version district; inserted simultaneously the isolated area of certain-length, prevented BOOT district and software version district overlap (BOOT Flash interval division is seen Fig. 5) in BOOT district and software version district.Because what deposited in the BOOT district is start-up routine, veneer can not carry out write operation to the BOOT district when the programming Control card is on the throne, in order to avoid system can't start.Thereby, in the steering logic of mainboard, two zones of BOOT Flash are operated respectively, provide write-protected function to the BOOT district simultaneously.
Fig. 1 is that existing embedded system (as PowerPC series, MIPS series, ARM series) version loads synoptic diagram.Memory device comprises random access memory ram (Random Access Memory), BOOT, Flash Memory etc. on the plate, wherein BOOT generally adopts the low capacity eeprom chip, program adopts programmable device burned, because debugging, BOOT correcting etc. need, this chip needs often erasable, so can only be welded on the mainboard by socket.After BOOT guiding, by backstage or debug port downloaded software version high capacity Flash to the plate.Can not carry out write operation to the BOOT rom chip onboard, so can't be to the BOOT program on-line upgrading.Since existing eeprom chip program speed than Flash Memory slowly many, and need PC and special-purpose programmable device, shortcomings such as that this method exists is low such as production efficiency, cost height.Because the BOOT chip need adopt socket to be connected to mainboard, has increased the unreliability of system.In addition, the highway width of BOOT generally can only be fixed as 8, has limited the versatility of system, and is special, is not suitable for some for the embedded type CPU of BOOT width greater than 8, as the master slave system that adopts MPC7xx series to constitute.(this method is passed through the two-part improvement of A, B among the figure, and the programming card device is provided, and has realized on-the-spot quick software download.)
Fig. 2 is the quick charger structural drawing of software of the present invention.According to shown in Figure 5, BOOT Flash with mainboard on system board is divided into two independently read-write zones, in these two zones that the BOOT program and the software version of mainboard is placed on BOOT Flash respectively, thereby avoid adopting the structure of traditional low capacity BOOT ROM+Flash Memory, this structure adopts interface unit that BOOT ROM is connected to PCB (Printed Circuit Board), vibrations and the aging reliability that has reduced system of socket, prior, this structure can't be carried out the online upgrading of BOOT.In this device, mainly comprise two parts of mainboard and programming card, wherein, mainboard comprises parts such as embedded type CPU, backstage interface, RAM, peripheral interface, BOOTFlash and programming card interface, programming card comprises following components at least: BOOT1 ROM, BOOT2 ROM, connector, wherein BOOT1 ROM stores the control program of programming card, the mainboard BOOT program or the software version of BOOT2 ROM storage mainboard.Be not with CPU and power supply on the programming card, by be connected the signal that obtains power supply and other needs with the programming card interface of mainboard, programming card provides pattern signalization (the programming card interface structure is seen shown in Figure 3) by the programming card interface to mainboard simultaneously.Embedded type CPU on the mainboard is carried out the programming card control program of BOOT1ROM storage on the programming card, automatically mainboard BOOT program among the BOOT2 ROM or software version are write two different zones of BOOT Flash on the mainboard, like this, in process of production or during the engineering site version updating, just need not PC monitoring and special-purpose programmable device.Thereby realize the quick upgrading of BOOT and the field download of version.And, reduced the mainboard cost owing to do not re-use low capacity BOOT chip and socket on the mainboard, improved reliability.In addition, because high capacity Flash can be configured to the different bus width easily, thereby applicable to non-8 embedded type CPUs that start highway widths, strengthened the dirigibility of device and universal greatly.
Fig. 3 is the programming card interface structure figure on the mainboard described in Fig. 2.This programming card interface mainly comprises programmable logic device (CPLD) and the plug connector that is connected with programming card.Being mainly programming card provides the write-protect of data bus, address bus, sheet selected control system and mainboard BOOT Flash.Among the figure, the C part is finished by the toggle switch among Fig. 6 for the pattern information that programming card provides to the programming card interface; The D part provides the various signals of programming card work for the mainboard embedded type CPU.The power supply of programming card is provided by this interface.
Fig. 4 is CPLD finishes among Fig. 3 a major function sheet selected control system and the functional block diagram of write-protect logic.In logic chip CPLD, mainly finish following function:
Sheet selected control system, the acquiescence that powers in general embedded type CPU sheet is elected CS0 as, is used for the sheet choosing of BOOT.When programming card is on the throne, embedded type CPU will be carried out the loading procedure on the programming card BOOT1 ROM.Since different with the program entry that mainboard normally powers on, so need to judge by the CPLD in the mainboard programming card interface whether current programming card is on the throne,, then the CS0 signal is connected to programming card BOOT1 ROM if on the throne.If programming card is not on the throne, then be the normal flow process that starts, CS0 is connected to mainboard BOOT Flash, and mainboard is started by BOOT Flash.
Write-protect control, because the BOOT Flash on the mainboard is read-write, when programming card was not on the throne, for preventing procedure misoperation with BOOT district program rewriting, according to present mode and address read-write scope, shielding was to the write signal in BOOT district in logic.If the write operation of current BOOT Flash is initiated by CS0, and the address is in the BOOT district and isolated area of BOOT Flash, and then the CPLD by the programming card interface shields this time write operation, thereby the BOOT district of protection mainboard BOOT Flash is illegally rewritten.
In addition, programming card structure according to Fig. 6 expansion, in CPLD, also realized pattern decoding, pattern toggle switch according to programming card is provided with the decoding that realizes multiple mode of operation, be three kinds of mode of operations such as BOOT ROM downloading mode, Flash version downloading mode, debugging mode, concrete condition is referring to Fig. 7.
Fig. 5 is that the interval division of mainboard BOOT Flash and read-write that each is interval distribute synoptic diagram.Compare with B part Flash Memory among Fig. 1, this method is divided into two parts with the inner space of Flash Memory, i.e. BOOT district and Program Memory district, and according to programming card signal on the throne to the different access limits of the distribution in each interval.The big I in BOOT district is determined by the write-protect function among the mainboard programming card interface CPLD.BOOT district and Program Memory address overlap take place when preventing to programme, inserted isolated area in their centres, this space size is also definite by the write-protect function of programming card interface CPLD, and remaining space is Program Memory district.When programming card was on the throne, whole interval was read and write by CS3 on the mainboard, and this moment, CS0 pointed to programming card BOOT1; When programming card is not on the throne; CS0 points to motherboard flash Memory; for BOOT district and isolated area; CS0 can only carry out read operation; for Program Memory interval; can carry out read-write operation, this function is finished by the CPLD in the programming card interface, thereby realizes the hardware writing protection to the BOOT district of mainboard BOOT Flash.
By Fig. 2 programming card is expanded, obtained Fig. 6.Fig. 6 is the structural drawing of embodiment of the present invention.In Fig. 6, programming card is expanded high capacity Flash, can put into big software version, increased the applicability of programming card; Increase toggle switch, realized the selection of multiple mode of operation; Increase the programming indication LED, be used to indicate programming process and programmed result; Also increased debugging interface, this debugging interface signal is drawn from mainboard by the programming card interface, can use for when exploitation.Following three steps are arranged in the time of specific implementation: the first step for the programming card after the expansion shown in Figure 6, need be provided with programming Control card mode of operation.The programming Control card has three kinds to reserve mode of operation: BOOT ROM downloading mode, Flash version downloading mode, debugging mode, the pattern setting is finished by the toggle switch setting on the programming Control card.BOOT ROM downloading mode promptly writes ready-made mainboard BOOT program (putting into programming card BOOT2) the BOOT district (mainboard BOOT Flash area dividing is seen Fig. 5) of motherboard flash Memory fast by the control program of mainboard CPU execution programming card BOOT1.The Flash version is downloaded with BOOT ROM downloading mode similar, and different is the Program Memory district that it writes the software version on the programming card storer mainboard BOOT Flash.Debugging mode promptly provides debugging interface by programming card, executive software down operation not, this pattern is developed, is used when debugging in mainboard BOOT program and software version, BOOT program and software version that debugging is finished can download to programming card storer BOOT2 by this pattern, and programming card can work in BOOT ROM downloading mode and Flash version downloading mode then.Second step, connect the programming Control card, open motherboard power supply (programming Control card power supply is introduced by mainboard gang socket) then, after mainboard obtains programming Control and is stuck in position indication and programming card mode of operation by gang socket, the steering logic of mainboard will be pointed to the pairing address space of programming Control card BOOT1 to the choosing of the initial sheets of system, and the sheet of the BOOT Flash on the mainboard is selected other a slice address space in the pointing system, system will carry out the loading procedure on the programming card then, and program or the software version of the BOOT2 on the programming card downloaded to mainboard BOOT Flash respective regions.In the 3rd step, wait for the indication of the status indicator lamp above the programming Control card, until the board software loaded.Powered-down takes off the programming Control card.After version updating finished, mainboard can break away from the programming card operation.After re-powering, mainboard is by BOOT Flash guiding, startup.
Fig. 7 is a programming card method of work process flow diagram of the present invention.If programming card is on the throne, then at first carry out the control program on the programming card.After program starts, at first judge the programming card mode of operation, be respectively: the BOOT downloading mode: this pattern BOOT program in the plate of will programme writes the BOOT district among the mainboard BOOT Flash, only under this pattern just permission the BOOT district is carried out write operation; The debugging interface pattern: this pattern provides debugging interface, and BOOT, the software version that is used for that debugging is finished downloads to the memory block on the programming card; The software version downloading mode: this pattern and BOOT downloading mode are similar, and this pattern that different is downloads to Program Memory district among the mainboard BOOT Flash with software version.After down operation was finished, whether the verification programming data was correct, and after making corresponding indication, the execution of termination routine.
This programming card structure is very simple, with low cost, and whole programming process is finished by the mainboard embedded type CPU, need not to use other supplementary instrument, equipment, simultaneously, does not re-use low capacity BOOT ROM on mainboard, has reduced system cost.After BOOT put into mainboard BOOT Flash, solved the problem of BOOT programming, realized the quick-downloading of the field upgrade of BOOT program and software version with software download by programming card.By difference configuration, also can realize the BOOT guidance mode of different pieces of information highway width to mainboard BOOT Flash.

Claims (7)

1. an embedded system software loading device comprises mainboard, it is characterized in that, also comprises programming card;
Described mainboard comprises embedded type CPU, backstage interface, RAM, debugging and peripheral interface, BOOT Flash and programming card interface;
Described embedded type CPU receives data by described backstage interface, and data are delivered to described debugging and peripheral interface from described embedded type CPU, sends to backboard by described backstage interface after described debugging other device corresponding with peripheral interface handled; Described programming card interface receives the control signal and the data of embedded type CPU, the card selected control system of programming, by described embedded type CPU described BOOT Flash is carried out write-protect and pattern decoding;
Described programming card comprises BOOT1, BOOT2 and connector; By described programming card interface address bus, data bus, bus control signal, the chip selection signal of described embedded type CPU is connected to described BOOT1 and described BOOT2.
2. embedded system software loading device as claimed in claim 1 is characterized in that, described programming card interface also comprises programmable logic device (PLD) and the gang socket that is connected with programming card; Described programmable logic device (PLD) is carried out the sheet selected control system of programming card and mainboard: when programming card was on the throne, described programmable logic device (PLD) was pointed to BOOT1 on the described programming card with the BOOT chip selection signal of the above embedded type CPU of mainboard; When programming card is not on the throne, the above BOOT Flash of the directed mainboard of described BOOT chip selection signal; Described programmable logic device (PLD) is also carried out write-protect to the BOOT district of mainboard BOOT Flash: when programming card is not on the throne, with the write operation of shielding to BOOT district among the mainboard BOOT Flash.
3. embedded system software loading device as claimed in claim 1 is characterized in that, described BOOTFlash inner space is divided into BOOT district, three parts of isolated area and Program Memory district; Described BOOT district and described isolated area size all determine that by the write-protect function in the described programming card interface programmable logic device (PLD) remaining space is described Program Memory district.
4. embedded system software loading device as claimed in claim 1 is characterized in that described programming card also comprises high capacity Flash, is used to deposit bigger software version; Toggle switch is used to set three kinds of mode of operations: BOOT downloading mode, debugging interface pattern and software version downloading mode; The programming indication LED is used to indicate programming process and programmed result; Debugging interface is used to receive the signal of being drawn from mainboard by the programming card interface.
5. as claim 2 or 4 described embedded system software loading devices, it is characterized in that, described programmable logic device (PLD) realizes sheet selected control system logic and write-protect steering logic, whether the described current programming card of selected control system logic determines be on the throne, if on the throne, then the CS0 signal is connected to programming card BOOT1; If programming card is not on the throne, then be the normal flow process that starts, CS0 is connected to mainboard BOOT Flash, and mainboard is started by the Flash Memory among the described BOOT Flash; Described write-protect control is when programming card is not on the throne, and according to present mode and address read-write scope, shielding is to the write signal in BOOT district in logic.
6. embedded system software loading device as claimed in claim 5 is characterized in that described programmable logic device (PLD) is the implementation pattern decoding logic also, and the decoding of the multiple mode of operation of realization is set according to the pattern toggle switch of programming card.
7. built-in system software loading method may further comprise the steps:
1) differentiate mode of operation, if the debugging interface pattern, then execution in step 4), if the software version downloading mode, then execution in step 3), otherwise judge it is the BOOT downloading mode;
2) carry out BOOT and download, download the back execution in step 5 that finishes);
3) carry out software version and download execution in step 5);
4) carry out interface debugging, execution in step 9);
5) verification data download;
6) judge whether download is correct, as incorrect then execution in step 8);
7) marker for judgment is correct, execution in step 9);
8) mark programming mistake;
9) finish.
CNB011426667A 2001-12-11 2001-12-11 Embedded system software loading device and method Expired - Fee Related CN100416451C (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CNB011426667A CN100416451C (en) 2001-12-11 2001-12-11 Embedded system software loading device and method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CNB011426667A CN100416451C (en) 2001-12-11 2001-12-11 Embedded system software loading device and method

Publications (2)

Publication Number Publication Date
CN1425963A CN1425963A (en) 2003-06-25
CN100416451C true CN100416451C (en) 2008-09-03

Family

ID=4676896

Family Applications (1)

Application Number Title Priority Date Filing Date
CNB011426667A Expired - Fee Related CN100416451C (en) 2001-12-11 2001-12-11 Embedded system software loading device and method

Country Status (1)

Country Link
CN (1) CN100416451C (en)

Families Citing this family (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1713743B (en) * 2004-06-25 2010-06-09 Tcl王牌电子(深圳)有限公司 Automatic image regulator and method at displaying terminal
CN100405297C (en) * 2005-05-18 2008-07-23 鸿富锦精密工业(深圳)有限公司 Updating method for preset value initial setting program of embedded system
CN101499909B (en) * 2008-02-03 2011-05-11 中兴通讯股份有限公司 Single board starting system and method
CN102073517A (en) * 2009-11-23 2011-05-25 中兴通讯股份有限公司 Upgrading and backup method and device for embedded system
CN101789265B (en) * 2009-12-31 2012-11-14 成都芯通科技股份有限公司 FLASH express programming method for Power PC system
CN102117245B (en) * 2010-01-06 2014-07-02 浙江德景电子科技有限公司 Embedded device and method for loading and starting operation of cutting system executable file thereof
CN102455970B (en) * 2010-10-19 2014-10-22 中兴通讯股份有限公司 Multi-peripheral-equipment boot implementation method, equipment and system with reliability detection function
CN102129401A (en) * 2011-03-15 2011-07-20 合肥华云通信技术有限公司 Boot read-only-memory (BootROM) backup method and device
CN102520979A (en) * 2011-11-22 2012-06-27 大唐移动通信设备有限公司 Boot program backup method and Boot program backup device
CN102662749B (en) * 2012-03-23 2018-02-13 天津中兴智联科技有限公司 A kind of implementation method and device of double Boot switchings
CN102662697B (en) * 2012-03-27 2014-03-19 深圳市开立科技有限公司 Software upgrading method and device
US10061732B2 (en) * 2013-05-15 2018-08-28 Tactotek Oy Enabling arrangement for an electronic device with housing-integrated functionalities and method therefor
CN103970626A (en) * 2014-05-12 2014-08-06 浪潮电子信息产业股份有限公司 Redundant design of FLASH for FPGA configuration in server system
CN109491716B (en) * 2018-10-19 2021-11-16 北京行易道科技有限公司 Starting method and device, program storage method and device
CN109522241A (en) * 2018-11-15 2019-03-26 锐捷网络股份有限公司 A kind of Write-protection method based on Flash, device and circuit

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2001091128A2 (en) * 2000-05-26 2001-11-29 Matsushita Electric Industrial Co., Ltd. Semiconductor memory and controlling method thereof

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2001091128A2 (en) * 2000-05-26 2001-11-29 Matsushita Electric Industrial Co., Ltd. Semiconductor memory and controlling method thereof

Also Published As

Publication number Publication date
CN1425963A (en) 2003-06-25

Similar Documents

Publication Publication Date Title
CN100416451C (en) Embedded system software loading device and method
CN101329632B (en) Method and apparatus for starting CPU by BOOT
US6892216B2 (en) Common platform for use in automotive services
US5452339A (en) Local/remote modification of electronically alterable operating system firmware resident in redundant flash memory of remote unit for testing/conditioning subscriber line circuits
CN100383737C (en) SCM online loading and updating method and system
CN102073517A (en) Upgrading and backup method and device for embedded system
CN106201590B (en) A kind of FPGA configuration file loading method and system
JP2002510416A (en) Bus interface system and method
CN112000351B (en) Updating method, updating device, updating equipment and storage medium of BMC (baseboard management controller) firmware
CN102446141B (en) Device and method for realizing write protection control
CN101169729A (en) Embedded type system and method for renewing application program
CN103905631B (en) Mobile terminal and the unified method downloaded of MODEM and LINUX chip thereof
US5819108A (en) Programming of software into programmable memory within a peripheral device
CN108920168B (en) Bootloader method supporting simultaneous upgrading of multiple similar ECUs and having function of preventing program mismatching
CN107315607B (en) Drive self-adaptation loading system
JP2023035930A (en) Computer system and method for booting up computer system
CN102081526B (en) Basic input/output system architecture
CN107506208A (en) A kind of anti-DSP firmware on line upgrading methods burnt to death of equipment
US6904484B1 (en) Low pin count (LPC) firmware hub recovery
US6301656B1 (en) Method and apparatus for initial programming of flash based firmware
CN108572835A (en) A kind of FPGA configuration file online upgrade system
CN115495136B (en) BMC quick online upgrading method based on domestic Feiteng platform
CN110377303B (en) Method and equipment for upgrading program based on spare storage area mode
JP2907808B1 (en) Flash memory emulation device and debug system using the same
CN106775796B (en) Firmware upgrading method, device and system

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
ASS Succession or assignment of patent right

Owner name: SHENZHENG CITY ZTE CO., LTD.

Free format text: FORMER OWNER: SHENZHENG CITY ZTE CO., LTD. SHANGHAI SECOND INSTITUTE

Effective date: 20030724

C41 Transfer of patent application or patent right or utility model
TA01 Transfer of patent application right

Effective date of registration: 20030724

Applicant after: Zhongxing Communication Co., Ltd., Shenzhen City

Applicant before: Shanghai Inst. of No.2, Zhongxing Communication Co., Ltd., Shenzhen City

C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20080903

Termination date: 20171211

CF01 Termination of patent right due to non-payment of annual fee