CN108572835A - A kind of FPGA configuration file online upgrade system - Google Patents
A kind of FPGA configuration file online upgrade system Download PDFInfo
- Publication number
- CN108572835A CN108572835A CN201810382289.6A CN201810382289A CN108572835A CN 108572835 A CN108572835 A CN 108572835A CN 201810382289 A CN201810382289 A CN 201810382289A CN 108572835 A CN108572835 A CN 108572835A
- Authority
- CN
- China
- Prior art keywords
- configuration file
- fpga
- control unit
- main control
- fpga configuration
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F8/00—Arrangements for software engineering
- G06F8/60—Software deployment
- G06F8/65—Updates
Abstract
The invention discloses a kind of FPGA configuration file online upgrade systems, when carrying out FPGA configuration file upgrading, data path between main control unit and peripheral hardware is connected to by main control unit control switching switch, main control unit reads FPGA configuration file from peripheral hardware, after the reading for completing FPGA configuration file, data path between main control unit and memory is connected to by main control unit control switching switch, main control unit will be in the FPGA configuration file storage to memory of reading, after the storage for completing FPGA configuration file, data path between FPGA and memory is connected to by main control unit control switching switch, main control unit triggering FPGA is loaded into configuration file from memory and is configured again.Present system by using USB flash disk peripheral hardware and can coordinate dial-up or rotary switch, flexibly carry out online upgrading to FPGA configuration file.
Description
Technical field
The present invention relates to design of electronic circuits technical fields, and in particular to a kind of FPGA configuration file online upgrade system.
Background technology
In current fast changing market environment, whether product is convenient for field upgrade, it has also become product reduce service at
Originally, into a key factor in market.With the development of FPGA, density higher, capacity bigger, power consumption is lower, and integrates
More IP kernels change the logic function in operation circuit for system designer dynamic and create condition, are also field upgrade
Etc. having established hardware foundation.But due to the power down volatibility of FPGA, system when powering on every time, it is necessary to re-start data to it
Configuration, only could normally work in the correct system of data configuration.
There are many configuration modes by FPGA, and the configuration mode that FPGA adds EPROM may be used, this pattern is mainly by downloading electricity
Cable directly configures it by computer, and hardware circuit is simple, and debugging is convenient, can also be using FPGA as the outer of microprocessor
If being programmed to it by microprocessor.Generally FPGA is configured by the way of EPROM in actual product.
Invention content
It is an object of the invention to overcome deficiency in the prior art, a kind of FPGA configuration file online upgrading system is provided
System, can complete FPGA configuration file online upgrading, while can also ensure the reliability of FPGA upgradings, prevent in escalation process
In the problems such as causing not starting due to mistake.
In order to solve the above technical problems, the present invention provides a kind of FPGA configuration file online upgrade systems, characterized in that
Including main control unit, the peripheral hardware, the memory for storing FPGA configuration file that are stored with FPGA configuration file, and be used for
Connection or the switching of turn-off data access switch；
When carrying out FPGA configuration file upgrading, main control unit control switching switch will be between main control unit and peripheral hardware
Data path connection, main control unit reads FPGA configuration file to be upgraded from peripheral hardware, completes FPGA configuration file
Reading after, main control unit control switching switch the data path between main control unit and memory is connected to, master control
Unit processed stores the FPGA configuration file of reading into memory, after the storage for completing FPGA configuration file, main control
Data path between FPGA and memory is connected to by unit control switching switch, and main control unit triggers FPGA from memory
Again FPGA configuration file to be upgraded is loaded into be configured.
Further, further include power control unit for controlling FPGA power supply break-makes, main control unit passes through
This power control unit triggers FPGA power-off restartings, is loaded into FPGA configuration file to be upgraded again.
Further, the memory space of memory includes two memory blocks, and one of memory block stores to be upgraded
FPGA configuration file, another memory block store the FPGA configuration file before this upgrading；Main control unit is determining FPGA weights
When being newly loaded into FPGA configuration file to be upgraded, and carrying out configuration successful, FPGA configuration file to be upgraded is covered into another deposit
FPGA configuration file before this upgrading stored in storage area.
Further, further include switching command input unit, the output end connection main control list of switching command input unit
Member, main control unit receive switching command input unit input instruction, and according to this instruction come control switching switch connection or
Disconnect each data path.
Further, switching command input unit includes corresponding " configuration status ", " test run ", " normal operation " function
Instruction, when instruction is " configuration status ", the corresponding data path first opened between main control unit and peripheral hardware is connected to, master control
Unit processed reads FPGA configuration file to be upgraded from peripheral hardware, after the reading for completing FPGA configuration file, then opens master
Data path between control unit and memory is connected to, corresponding to open FPGA and deposit when then instruction switchs to " test run "
Data path connection between reservoir, main control unit triggering FPGA are loaded into FPGA configuration texts to be upgraded again from memory
Part is configured, when then instruction switchs to " normal operation ", the corresponding data path opened between main control unit and memory
Connection deletes the FPGA configuration file before upgrading and retains FPGA configuration file this time to be upgraded.
Further, when system just works on power, if instruction is " normal operation " state, main control unit and memory
Between data path connection, delete the FPGA configuration file before upgrading and simultaneously retain this time FPGA configuration file to be upgraded, so
The data path opened afterwards between FPGA and memory is connected to, and main control unit triggering FPGA is loaded into again from memory to be waited rising
The FPGA configuration file of grade is configured.
Further, further include state indication unit, the state being used to refer in FPGA configuration file escalation process, state
Including " reading file ", " read and complete ", " normal operation " and " status error ".
Further, switching command input unit further includes the instruction of corresponding " deleting configuration " function, when instruction is " to delete
When configuration ", the data path opened between main control unit and memory is connected to, and deletes the FPGA that storage is to be upgraded in memory
Configuration file.
Compared with prior art, the advantageous effect of the invention reached is：The present invention using USB flash disk and matches in engineering site
Dial-up or rotary switch are closed, can online upgrading flexibly be carried out to FPGA, without returning factory's upgrading, LED light may indicate that upgrading shape
State, and can return to the preceding state of upgrading in time when there is upgrade failure and intuitively prompt upgrading personnel, while utilizing microprocessor
Device can also ensure the reliability of FPGA upgradings, the problems such as preventing from causing not starting due to mistake in escalation process, and
The generation for the problems such as can preventing no authorized person from upgrading, it is easy to operate, accurately and reliably.
Description of the drawings
Fig. 1 is the block schematic illustration of online upgrade system specific embodiment of the present invention.
Specific implementation mode
The invention will be further described below in conjunction with the accompanying drawings.Following embodiment is only used for clearly illustrating the present invention
Technical solution, and not intended to limit the protection scope of the present invention.
A kind of FPGA configuration file online upgrade system of the present invention, for connecting the configuration interface of FPGA to matching in FPGA
Set file carry out online upgrading, including main control unit, be stored with FPGA configuration file peripheral hardware, for store FPGA configuration text
The memory of part, and for be connected to or the switching of turn-off data access switch；
When carrying out FPGA configuration file upgrading, main control unit control switching switch will be between main control unit and peripheral hardware
Data path connection, main control unit reads FPGA configuration file to be upgraded from peripheral hardware, completes FPGA configuration file
Reading after, main control unit control switching switch the data path between main control unit and memory is connected to, master control
Unit processed stores the FPGA configuration file of reading into memory, after the storage for completing FPGA configuration file, main control
Data path between FPGA and memory is connected to by unit control switching switch, and main control unit triggers FPGA from memory
Again FPGA configuration file to be upgraded is loaded into be configured.
Further, further include power control unit for controlling FPGA power supply break-makes, main control unit passes through
This power control unit triggers FPGA power-off restartings, is loaded into FPGA configuration file to be upgraded again.
Further, the memory space of memory includes two memory blocks, and one of memory block stores to be upgraded
FPGA configuration file, another memory block store the FPGA configuration file before this upgrading；Main control unit is determining FPGA weights
When being newly loaded into FPGA configuration file to be upgraded, and carrying out configuration successful, FPGA configuration file to be upgraded is covered into another deposit
FPGA configuration file before this upgrading stored in storage area.
Further, further include switching command input unit, the output end connection main control list of switching command input unit
Member, main control unit receive switching command input unit input instruction, and according to this instruction come control switching switch connection or
Disconnect each data path.
Further, switching command input unit includes corresponding " configuration status ", " test run ", " normal operation " function
Instruction, when instruction is " configuration status ", the corresponding data path first opened between main control unit and peripheral hardware is connected to, master control
Unit processed reads FPGA configuration file to be upgraded from peripheral hardware, after the reading for completing FPGA configuration file, then opens master
Data path between control unit and memory is connected to, corresponding to open FPGA and deposit when then instruction switchs to " test run "
Data path connection between reservoir, main control unit triggering FPGA are loaded into FPGA configuration texts to be upgraded again from memory
Part is configured, when then instruction switchs to " normal operation ", the corresponding data path opened between main control unit and memory
Connection deletes the FPGA configuration file before upgrading and retains FPGA configuration file this time to be upgraded.
Further, when system just works on power, if instruction is " normal operation " state, main control unit and memory
Between data path connection, delete the FPGA configuration file before upgrading and simultaneously retain this time FPGA configuration file to be upgraded, so
The data path opened afterwards between FPGA and memory is connected to, and main control unit triggering FPGA is loaded into again from memory to be waited rising
The FPGA configuration file of grade is configured.
Dial-up or rotary switch in the prior art may be used to realize in this switching command input unit, and the present invention is real
Apply in example and realized using rotary switch, each rotation position of rotary switch correspond to instruction " configuration status ", " test run " and
States such as " normal operations ".
Further, further include state indication unit, the state being used to refer in FPGA configuration file escalation process, state
Including " reading file ", " read and complete ", " normal operation " and " status error ".
LED light in the prior art may be used to realize, using multiple in the present embodiment in this state indication unit
LED light realizes that each LED light, which corresponds to, indicates a kind of state.
Further, switching command input unit further includes the instruction of corresponding " deleting configuration " function, when instruction is " to delete
When configuration ", the data path opened between main control unit and memory is connected to, and deletes the FPGA that storage is to be upgraded in memory
Configuration file.
Embodiment
In the embodiment of the present invention, main control unit realizes that microprocessor passes through using microprocessor in the prior art
USB interface connects peripheral hardware (such as USB flash disk), and memory is realized using EPROM in the prior art, and switching switch refers to micro- place
The control enable signal of each pin of device is managed, microprocessor as memory, is communicated FPGA using communication bus and its, right
It is configured.Fig. 1 is the block schematic illustration of present system specific embodiment, and wherein microprocessor connects USB interface, rotation
Switch, indicator light, memory, power supply control chip, using this system come when carrying out FPGA configuration file online upgrading, including with
Lower step：
1, when microprocessor just powers on, online upgrade system of the present invention is started to work, and microprocessor identifies that rotation is opened first
The state of pass, when rotary switch state is " normal operation " state, if microprocessor detects two memory blocks in memory
Inside preserving FPGA configuration file, (i.e. a memory block stores FPGA configuration file to be upgraded, the storage of another memory block
FPGA configuration file before this upgrading) when, FPGA configuration file to be upgraded is covered into this stored in another memory block
FPGA configuration file before upgrading deletes the FPGA configuration file before upgrading and retains FPGA configuration file to be upgraded, if
Only there are one FPGA configuration files, then retain the configuration file, microprocessor will be under the FPGA configuration file to be upgraded of reservation
It is loaded onto in each corresponding FPGA, and indicator light is designated as " normal operation " state.
2, when rotary switch is rotated to " configuration status ", microprocessor is read from the USB flash disk corresponding folder from USB port
The configuration file of corresponding title, and store into memory and (be used for storing the one of FPGA configuration file to be upgraded in memory
In a memory block), original profile address is not covered, caused by preventing U disk file read error or file corruption
FPGA can not start, and indicator light is designated as " reading file " state at this time, when storage is completed and verifies correct rear indicator light instruction
For " read complete " state, if check errors or without file, it indicates that lamp is designated as " status error " state.
3, when indicator light is designated as " read and complete " state, engineering staff need to rotate rotary switch to " test run "
State, by power control unit by FPGA power-off restartings, the FPGA after power-off restarting needs again microprocessor under this state
Download configuration file could be run, and the FPGA configuration file to be upgraded stored in memory is loaded by microprocessor again
FPGA configures FPGA.
4, after FPGA is restarted, indicator light indicates that the configurator is correctly downloaded in FPGA, and engineering staff verifies FPGA
Program is errorless, and rotary switch is rotated to " normal operation " state, if microprocessor detects in memory in two memory blocks
When preserving FPGA configuration file, microprocessor is by the FPGA configuration file deleted before upgrading and retains FPGA to be upgraded and matches
Set file.It is from " test run " conversion to " normal operation " that its state is read in the case where not powering off in microprocessor
When, FPGA configuration file will not be downloaded in FPGA.If FPGA programs are wrong or indicator light is designated as " status error " state,
Rotary switch can be rotated to " configuration status " and re-download configurator, or rotary switch is rotated to " delete and configure " shape
State deletes just just-downloaded configurator.
To prevent the USB flash disk of Field Force's inserting error from leading to FPGA staging errors, one can be put into USB flash disk comprising close
The text file of the specific names of code can be by specific text when the password of microcomputer reads is consistent with original setting code
The file of specific names in part folder reads and stores into memory, does not otherwise read file, and is " close by indicator light flicker
Code mistake " state.
In the case where meeting above-listed condition, it can flexibly increase the FPGA quantity needed to configure, corresponding text is used in combination
Part title needs the FPGA that upgrades, operating personnel that can intuitively check the upgrading situation of FPGA to distinguish, and can restore at any time to
Configurator before not upgrading.
The present invention using USB flash disk and coordinates dial-up or rotary switch in engineering site, can flexibly be carried out to FPGA online
Upgrading, without returning factory's upgrading, LED light may indicate that upgrade status, and can return to state before upgrading in time when there is upgrade failure
And upgrading personnel are intuitively prompted, while can also ensure the reliability of FPGA upgradings using microprocessor, it prevents from upgrading
The problems such as causing not starting due to mistake in journey, and generation the problems such as can prevent no authorized person from upgrading, it is easy to operate,
Accurately and reliably.
The above is only a preferred embodiment of the present invention, it is noted that for the ordinary skill people of the art
For member, without departing from the technical principles of the invention, several improvements and modifications, these improvements and modifications can also be made
Also it should be regarded as protection scope of the present invention.
Claims (8)
1. a kind of FPGA configuration file online upgrade system, characterized in that including main control unit, be stored with FPGA configuration file
Peripheral hardware, the memory for storing FPGA configuration file, and for be connected to or the switching of turn-off data access switch；
When carrying out FPGA configuration file upgrading, main control unit control switching is switched the number between main control unit and peripheral hardware
It is connected to according to access, main control unit reads FPGA configuration file to be upgraded from peripheral hardware, in the reading for completing FPGA configuration file
After taking, the data path between main control unit and memory is connected to by main control unit control switching switch, main control list
Member stores the FPGA configuration file of reading into memory, after the storage for completing FPGA configuration file, main control unit
Control switching switch the data path between FPGA and memory be connected to, main control unit triggering FPGA from memory again
FPGA configuration file to be upgraded is loaded into be configured.
2. a kind of FPGA configuration file online upgrade system according to claim 1, characterized in that further include for controlling
The power control unit of FPGA power supply break-makes, main control unit trigger FPGA power-off restartings by this power control unit,
Again it is loaded into FPGA configuration file to be upgraded.
3. a kind of FPGA configuration file online upgrade system according to claim 1, characterized in that the storage of memory is empty
Between include two memory blocks, one of memory block stores FPGA configuration file to be upgraded, another memory block stores this
FPGA configuration file before upgrading；Main control unit is determining that FPGA is loaded into FPGA configuration file to be upgraded again, and carries out
When configuration successful, FPGA configuration file to be upgraded is covered to the configuration texts of the FPGA before this upgrading stored in another memory block
Part.
4. a kind of FPGA configuration file online upgrade system according to claim 3, characterized in that further include switching command
The output end of input unit, switching command input unit connects main control unit, and it is single that main control unit receives switching command input
The instruction of member input, and instructed according to this to control the connection of switching switch or disconnect each data path.
5. a kind of FPGA configuration file online upgrade system according to claim 4, characterized in that switching command input is single
Member includes corresponding to " configuration status ", " test run ", the instruction of " normal operation " function, right when instruction is " configuration status "
The data path that should first open between main control unit and peripheral hardware is connected to, and main control unit reads FPGA to be upgraded from peripheral hardware
Configuration file after the reading for completing FPGA configuration file, then opens the data path between main control unit and memory
Connection, when then instruction switchs to " test run ", the corresponding data path opened between FPGA and memory is connected to, main control list
Member triggering FPGA is loaded into FPGA configuration file to be upgraded from memory and is configured again, and then instruction switchs to " normal fortune
When row ", the corresponding data path opened between main control unit and memory is connected to, and deletes the FPGA configuration file before upgrading simultaneously
Retain FPGA configuration file this time to be upgraded.
6. a kind of FPGA configuration file online upgrade system according to claim 5, characterized in that just go up electrician in system
When making, if instruction is " normal operation " state, the data path between main control unit and memory is connected to, before deleting upgrading
FPGA configuration file simultaneously retains FPGA configuration file this time to be upgraded, then opens the data path between FPGA and memory
Connection, main control unit triggering FPGA are loaded into FPGA configuration file to be upgraded from memory and are configured again.
7. a kind of FPGA configuration file online upgrade system according to claim 1, characterized in that further include state instruction
Unit, the state being used to refer in FPGA configuration file escalation process, state include " read file ", " read and complete ", " normal
Operation " and " status error ".
8. a kind of FPGA configuration file online upgrade system according to claim 5, characterized in that switching command input is single
Member further includes that the instruction of corresponding " deleting configuration " function opens main control unit and memory when instruction is " deleting configuration "
Between data path connection, delete storage FPGA configuration file to be upgraded in memory.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201810382289.6A CN108572835A (en) | 2018-04-26 | 2018-04-26 | A kind of FPGA configuration file online upgrade system |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201810382289.6A CN108572835A (en) | 2018-04-26 | 2018-04-26 | A kind of FPGA configuration file online upgrade system |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN108572835A true CN108572835A (en) | 2018-09-25 |
Family
ID=63575288
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201810382289.6A Pending CN108572835A (en) | 2018-04-26 | 2018-04-26 | A kind of FPGA configuration file online upgrade system |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN108572835A (en) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN110944234A (en) * | 2019-10-31 | 2020-03-31 | 康佳集团股份有限公司 | Television upgrading method, system and storage medium |
| CN112769613A (en) * | 2021-01-04 | 2021-05-07 | 武汉光迅科技股份有限公司 | FPGA (field programmable Gate array) online upgrading system and online upgrading method thereof |
Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR20030000693A (en) * | 2001-06-26 | 2003-01-06 | 엘지전자 주식회사 | apparatus and method for wireless upgrade in FPGA EEPROM |
| CN103605542A (en) * | 2013-11-18 | 2014-02-26 | 曙光信息产业(北京)有限公司 | Online updater of FPGA configuration files |
| CN104199707A (en) * | 2014-09-12 | 2014-12-10 | 武汉精测电子技术股份有限公司 | System and method for upgrading FPGAs |
| CN105159731A (en) * | 2015-10-12 | 2015-12-16 | 中国电子科技集团公司第五十四研究所 | Field programmable gate array (FPGA) configuration file remote upgrading device |
| CN106201590A (en) * | 2016-06-29 | 2016-12-07 | 瑞斯康达科技发展股份有限公司 | A kind of FPGA configuration file loading method and system |
| CN106919409A (en) * | 2015-12-25 | 2017-07-04 | 航天信息股份有限公司 | A kind of FPGA unit updating apparatus, system and method |
-
2018
- 2018-04-26 CN CN201810382289.6A patent/CN108572835A/en active Pending
Patent Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR20030000693A (en) * | 2001-06-26 | 2003-01-06 | 엘지전자 주식회사 | apparatus and method for wireless upgrade in FPGA EEPROM |
| CN103605542A (en) * | 2013-11-18 | 2014-02-26 | 曙光信息产业(北京)有限公司 | Online updater of FPGA configuration files |
| CN104199707A (en) * | 2014-09-12 | 2014-12-10 | 武汉精测电子技术股份有限公司 | System and method for upgrading FPGAs |
| CN105159731A (en) * | 2015-10-12 | 2015-12-16 | 中国电子科技集团公司第五十四研究所 | Field programmable gate array (FPGA) configuration file remote upgrading device |
| CN106919409A (en) * | 2015-12-25 | 2017-07-04 | 航天信息股份有限公司 | A kind of FPGA unit updating apparatus, system and method |
| CN106201590A (en) * | 2016-06-29 | 2016-12-07 | 瑞斯康达科技发展股份有限公司 | A kind of FPGA configuration file loading method and system |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN110944234A (en) * | 2019-10-31 | 2020-03-31 | 康佳集团股份有限公司 | Television upgrading method, system and storage medium |
| CN112769613A (en) * | 2021-01-04 | 2021-05-07 | 武汉光迅科技股份有限公司 | FPGA (field programmable Gate array) online upgrading system and online upgrading method thereof |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN102609286B (en) | A kind of FPGA configurator remote update system based on processor control and method thereof | |
| CN100472442C (en) | Device and method for on-line updating fastener programm | |
| US7050859B1 (en) | Systems and methods to port controller state and context in an open operating system | |
| CN106201590B (en) | A kind of FPGA configuration file loading method and system | |
| US7206971B2 (en) | Selectable and updatable computer boot memory | |
| TWI399647B (en) | Method for recovering bios in computer system and computer system thereof | |
| CN101281469B (en) | Embedded type system and start-up load application method | |
| CN104850762B (en) | Prevent the undesirable method of the movement of computer, computer program and computer | |
| CN107479913A (en) | A kind of FPGA configurations low-resources that start take update method and implement system more | |
| CN100483348C (en) | System and method for upgrading bit files for a field programmable gate array | |
| CN107704285B (en) | Multi-version configuration chip, system and method for field programmable gate array | |
| CN101221509B (en) | Bus arbitration starting method of reliable embedded system | |
| US20190065210A1 (en) | Bios switching device | |
| CN107562437B (en) | FPGA (field programmable Gate array) online upgrading system and method based on MicroBlaze soft core | |
| US20070101166A1 (en) | Method and apparatus for utilizing a microcontroller to provide an automatic order and timing power and reset sequencer | |
| CN105700970A (en) | Server system | |
| CN111694760B (en) | Server system, flash memory module and method for updating firmware mapping file | |
| CN102339242A (en) | Computer system data recovery device | |
| CN103605542A (en) | Online updater of FPGA configuration files | |
| CN101169728A (en) | Dualboot starting device and method | |
| CN108874582A (en) | A kind of system recovery method, device and terminal | |
| CN108920168B (en) | Bootloader method supporting simultaneous upgrading of multiple similar ECUs and having function of preventing program mismatching | |
| CN103677923A (en) | BOOT bootstrap program run protection method | |
| US20100037042A1 (en) | System for switching bios set-values | |
| CN108572835A (en) | A kind of FPGA configuration file online upgrade system |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| RJ01 | Rejection of invention patent application after publication | ||
| RJ01 | Rejection of invention patent application after publication |
Application publication date: 20180925 |