CH449122A - Verfahren zur Herstellung einer integrierten Halbleiterschaltung und nach dem Verfahren hergestellte Halbleiterschaltung - Google Patents
Verfahren zur Herstellung einer integrierten Halbleiterschaltung und nach dem Verfahren hergestellte HalbleiterschaltungInfo
- Publication number
- CH449122A CH449122A CH933666A CH933666A CH449122A CH 449122 A CH449122 A CH 449122A CH 933666 A CH933666 A CH 933666A CH 933666 A CH933666 A CH 933666A CH 449122 A CH449122 A CH 449122A
- Authority
- CH
- Switzerland
- Prior art keywords
- semiconductor circuit
- producing
- produced
- integrated
- integrated semiconductor
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/76297—Dielectric isolation using EPIC techniques, i.e. epitaxial passivated integrated circuit
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/482—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of lead-in layers inseparably applied to the semiconductor body
- H01L23/485—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of lead-in layers inseparably applied to the semiconductor body consisting of layered constructions comprising conductive layers and insulating layers, e.g. planar contacts
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/023—Redistribution layers [RDL] for bonding areas
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/04042—Bonding areas specifically adapted for wire connectors, e.g. wirebond pads
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0555—Shape
- H01L2224/05556—Shape in side view
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/484—Connecting portions
- H01L2224/48463—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01006—Carbon [C]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01074—Tungsten [W]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/12—Passive devices, e.g. 2 terminal devices
- H01L2924/1203—Rectifying Diode
- H01L2924/12036—PN diode
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S148/00—Metal treatment
- Y10S148/085—Isolated-integrated
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/49147—Assembling terminal to base
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Bipolar Transistors (AREA)
- Element Separation (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US467359A US3308354A (en) | 1965-06-28 | 1965-06-28 | Integrated circuit using oxide insulated terminal pads on a sic substrate |
Publications (1)
Publication Number | Publication Date |
---|---|
CH449122A true CH449122A (de) | 1967-12-31 |
Family
ID=23855376
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CH933666A CH449122A (de) | 1965-06-28 | 1966-06-28 | Verfahren zur Herstellung einer integrierten Halbleiterschaltung und nach dem Verfahren hergestellte Halbleiterschaltung |
Country Status (5)
Country | Link |
---|---|
US (1) | US3308354A (de) |
CH (1) | CH449122A (de) |
DE (1) | DE1250514B (de) |
NL (2) | NL6608974A (de) |
SE (1) | SE309454B (de) |
Families Citing this family (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB1066911A (en) * | 1965-01-01 | 1967-04-26 | Standard Telephones Cables Ltd | Semiconductor devices |
US3488834A (en) * | 1965-10-20 | 1970-01-13 | Texas Instruments Inc | Microelectronic circuit formed in an insulating substrate and method of making same |
US3423651A (en) * | 1966-01-13 | 1969-01-21 | Raytheon Co | Microcircuit with complementary dielectrically isolated mesa-type active elements |
US3440498A (en) * | 1966-03-14 | 1969-04-22 | Nat Semiconductor Corp | Contacts for insulation isolated semiconductor integrated circuitry |
US3471922A (en) * | 1966-06-02 | 1969-10-14 | Raytheon Co | Monolithic integrated circuitry with dielectric isolated functional regions |
NL6705847A (de) * | 1967-04-26 | 1968-10-28 | ||
US3571919A (en) * | 1968-09-25 | 1971-03-23 | Texas Instruments Inc | Semiconductor device fabrication |
US3838441A (en) * | 1968-12-04 | 1974-09-24 | Texas Instruments Inc | Semiconductor device isolation using silicon carbide |
US4032950A (en) * | 1974-12-06 | 1977-06-28 | Hughes Aircraft Company | Liquid phase epitaxial process for growing semi-insulating gaas layers |
JP2773474B2 (ja) * | 1991-08-06 | 1998-07-09 | 日本電気株式会社 | 半導体装置 |
US5726463A (en) * | 1992-08-07 | 1998-03-10 | General Electric Company | Silicon carbide MOSFET having self-aligned gate structure |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
NL283619A (de) * | 1961-10-06 |
-
0
- NL NL133717D patent/NL133717C/xx active
- DE DENDAT1250514D patent/DE1250514B/de active Pending
-
1965
- 1965-06-28 US US467359A patent/US3308354A/en not_active Expired - Lifetime
-
1966
- 1966-03-17 SE SE3580/66A patent/SE309454B/xx unknown
- 1966-06-28 NL NL6608974A patent/NL6608974A/xx unknown
- 1966-06-28 CH CH933666A patent/CH449122A/de unknown
Also Published As
Publication number | Publication date |
---|---|
NL6608974A (de) | 1966-12-29 |
US3308354A (en) | 1967-03-07 |
DE1250514B (de) | 1900-01-01 |
SE309454B (de) | 1969-03-24 |
NL133717C (de) | 1900-01-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CH524251A (de) | Verfahren zur Herstellung einer Halbleiteranordnung und nach diesem Verfahren hergestellte Halbleiteranordnung | |
DE1933731B2 (de) | Verfahren zum herstellen einer integrierten halbleiterschaltung | |
CH469358A (de) | Verfahren zur Herstellung einer Halbleitervorrichtung und nach diesem Verfahren hergestellte Halbleitervorrichtung | |
CH500591A (de) | Verfahren zur Herstellung einer Halbleitervorrichtung und nach diesem Verfahren hergestellte Vorrichtung | |
DE1918845B2 (de) | Verfahren zur herstellung von halbleiteranordnungen | |
CH477765A (de) | Verfahren zur Herstellung einer Halbleitervorrichtung und nach diesem Verfahren hergestellte Halbleitervorrichtung | |
CH522955A (de) | Verfahren zur Herstellung einer Halbleitervorrichtung sowie nach dem Verfahren hergestellte Halbleitervorrichtung | |
CH456775A (de) | Verfahren zur Herstellung eines Halbleiter-Elementes, Vorrichtung zur Durchführung dieses Verfahrens und nach dem Verfahren hergestelltes Halbleiterelement | |
CH449122A (de) | Verfahren zur Herstellung einer integrierten Halbleiterschaltung und nach dem Verfahren hergestellte Halbleiterschaltung | |
CH482303A (de) | Verfahren zum Herstellen einer integrierten elektronischen Halbleiterschaltung und nach diesem Verfahren erhaltene Halbleiterschaltung | |
AT266219B (de) | Verfahren zur Herstellung von Halbleiteranordnungen | |
CH476092A (de) | Tritiumaktiviertes Leuchtpigment und Verfahren zur Herstellung desselben | |
CH462326A (de) | Halbleiteranordnung und Verfahren zum Herstellen einer solchen | |
CH452062A (de) | Verfahren zur Herstellung von integrierten Schaltungen | |
CH437942A (de) | Flanschverbindung und Verfahren zur Herstellung der Flanschverbindung | |
CH400371A (de) | Verfahren zur Herstellung einer elektrisch unsymmetrischen Halbleiteranordnung | |
CH426940A (de) | Verfahren zur Herstellung einer Magnetschicht und nach dem Verfahren hergestellte Magnetschicht | |
AT262383B (de) | Verfahren zur Herstellung einer integrierten Schaltung | |
CH493936A (de) | Halbleiteranordnung und Verfahren zur Herstellung der Halbleiteranordnung | |
CH499865A (de) | Verfahren zur Herstellung einer Elektrode zur Lichtbogenbildung und nach dem Verfahren hergestellte Elektrode | |
CH512821A (de) | Verfahren zur Herstellung eines Halbleiterelementes, und nach dem Verfahren hergestelltes Halbleiterelement | |
CH461639A (de) | Verfahren zur Herstellung eines elektrolumineszierenden Halbleiterelementes | |
CH426740A (de) | Verfahren zur Herstellung eines Halbleiterelements, nach diesem Verfahren hergestelltes Element, und Verwendung desselben | |
CH540896A (de) | Verfahren zur Herstellung von 15,16B-Methylensteroiden | |
CH469363A (de) | Verfahren zur Herstellung einer integrierten Halbleitervorrichtung und nach diesem Verfahren hergestellte Halbleitervorrichtung |