CA2637800A1 - Systeme de rendu graphique parallele multimode utilisant un profilage de scene automatique en temps reel et une commande de mode - Google Patents
Systeme de rendu graphique parallele multimode utilisant un profilage de scene automatique en temps reel et une commande de mode Download PDFInfo
- Publication number
- CA2637800A1 CA2637800A1 CA002637800A CA2637800A CA2637800A1 CA 2637800 A1 CA2637800 A1 CA 2637800A1 CA 002637800 A CA002637800 A CA 002637800A CA 2637800 A CA2637800 A CA 2637800A CA 2637800 A1 CA2637800 A1 CA 2637800A1
- Authority
- CA
- Canada
- Prior art keywords
- graphics
- graphics rendering
- rendering system
- mode parallel
- mode
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
- G06T15/00—3D [Three Dimensional] image rendering
- G06T15/005—General purpose rendering architectures
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/14—Digital output to display device ; Cooperation and interconnection of the display device with other functional units
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
- G09G5/36—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators characterised by the display of a graphic pattern, e.g. using an all-points-addressable [APA] memory
- G09G5/363—Graphics controllers
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2360/00—Aspects of the architecture of display systems
- G09G2360/06—Use of more than one graphics processor to process data before displaying to one or more screens
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US75960806P | 2006-01-18 | 2006-01-18 | |
US60/759,608 | 2006-01-18 | ||
PCT/IB2007/003464 WO2008004135A2 (fr) | 2006-01-18 | 2007-01-18 | Système de rendu graphique parallèle multimode utilisant un profilage de scène automatique en temps réel et une commande de mode |
Publications (1)
Publication Number | Publication Date |
---|---|
CA2637800A1 true CA2637800A1 (fr) | 2008-01-10 |
Family
ID=38894955
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CA002637800A Abandoned CA2637800A1 (fr) | 2006-01-18 | 2007-01-18 | Systeme de rendu graphique parallele multimode utilisant un profilage de scene automatique en temps reel et une commande de mode |
Country Status (2)
Country | Link |
---|---|
CA (1) | CA2637800A1 (fr) |
WO (1) | WO2008004135A2 (fr) |
Families Citing this family (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPWO2005094066A1 (ja) * | 2004-03-25 | 2008-02-14 | ソニー株式会社 | 情報信号処理装置、機能ブロック制御方法および機能ブロック |
US8319782B2 (en) | 2008-07-08 | 2012-11-27 | Dell Products, Lp | Systems and methods for providing scalable parallel graphics rendering capability for information handling systems |
WO2010041215A1 (fr) * | 2008-10-09 | 2010-04-15 | Nxp B.V. | Système graphique d’ombrage de primitives géométriques |
US8471858B2 (en) * | 2009-06-02 | 2013-06-25 | Qualcomm Incorporated | Displaying a visual representation of performance metrics for rendered graphics elements |
WO2014108214A1 (fr) * | 2013-01-14 | 2014-07-17 | Neweb | Système client-serveur pour un magasin de meubles sur internet |
CN107958436B (zh) * | 2017-11-24 | 2021-05-07 | 中国航空工业集团公司西安航空计算技术研究所 | 一种面向OpenGL的图形负载量化检测方法 |
US20210183127A1 (en) * | 2018-06-29 | 2021-06-17 | Eifeninteractive Co., Ltd | System for performing real-time parallel rendering of motion capture image by using gpu |
CN113971047B (zh) * | 2021-10-22 | 2023-06-23 | 中国联合网络通信集团有限公司 | 分级平行系统的构建方法、应用方法、计算机设备及介质 |
CN114820279B (zh) * | 2022-05-18 | 2023-03-24 | 北京百度网讯科技有限公司 | 基于多gpu的分布式深度学习方法、装置及电子设备 |
Family Cites Families (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100269106B1 (ko) * | 1996-03-21 | 2000-11-01 | 윤종용 | 멀티프로세서 그래픽스 시스템 |
US6292200B1 (en) * | 1998-10-23 | 2001-09-18 | Silicon Graphics, Inc. | Apparatus and method for utilizing multiple rendering pipes for a single 3-D display |
DE19917092A1 (de) * | 1999-04-15 | 2000-10-26 | Sp3D Chip Design Gmbh | Verfahren zur Rasterisierung eines Graphikgrundelements |
US6741243B2 (en) * | 2000-05-01 | 2004-05-25 | Broadcom Corporation | Method and system for reducing overflows in a computer graphics system |
US6864894B1 (en) * | 2000-11-17 | 2005-03-08 | Hewlett-Packard Development Company, L.P. | Single logical screen system and method for rendering graphical data |
US7358974B2 (en) * | 2001-01-29 | 2008-04-15 | Silicon Graphics, Inc. | Method and system for minimizing an amount of data needed to test data against subarea boundaries in spatially composited digital video |
JP2003030641A (ja) * | 2001-07-19 | 2003-01-31 | Nec System Technologies Ltd | 描画装置とその並列描画方法、及び並列描画プログラム |
US6885376B2 (en) * | 2002-12-30 | 2005-04-26 | Silicon Graphics, Inc. | System, method, and computer program product for near-real time load balancing across multiple rendering pipelines |
-
2007
- 2007-01-18 WO PCT/IB2007/003464 patent/WO2008004135A2/fr active Application Filing
- 2007-01-18 CA CA002637800A patent/CA2637800A1/fr not_active Abandoned
Also Published As
Publication number | Publication date |
---|---|
WO2008004135A2 (fr) | 2008-01-10 |
WO2008004135A9 (fr) | 2008-03-20 |
WO2008004135A3 (fr) | 2009-04-23 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8085273B2 (en) | Multi-mode parallel graphics rendering system employing real-time automatic scene profiling and mode control | |
US8754894B2 (en) | Internet-based graphics application profile management system for updating graphic application profiles stored within the multi-GPU graphics rendering subsystems of client machines running graphics-based applications | |
US8125487B2 (en) | Game console system capable of paralleling the operation of multiple graphic processing units (GPUS) employing a graphics hub device supported on a game console board | |
US20080094403A1 (en) | Computing system capable of parallelizing the operation graphics processing units (GPUs) supported on a CPU/GPU fusion-architecture chip and one or more external graphics cards, employing a software-implemented multi-mode parallel graphics rendering subsystem | |
US20080211817A1 (en) | Internet-based application profile database server system for updating graphic application profiles (GAPS) stored within the multi-mode parallel graphics rendering system of client machines running one or more graphic applications | |
US20070291040A1 (en) | Multi-mode parallel graphics rendering system supporting dynamic profiling of graphics-based applications and automatic control of parallel modes of operation | |
CA2637800A1 (fr) | Systeme de rendu graphique parallele multimode utilisant un profilage de scene automatique en temps reel et une commande de mode | |
US7800611B2 (en) | Graphics hub subsystem for interfacing parallalized graphics processing units (GPUs) with the central processing unit (CPU) of a PC-based computing system having an CPU interface module and a PC bus | |
US7812845B2 (en) | PC-based computing system employing a silicon chip implementing parallelized GPU-driven pipelines cores supporting multiple modes of parallelization dynamically controlled while running a graphics application |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
EEER | Examination request | ||
FZDE | Discontinued |
Effective date: 20140120 |