CA2417021A1 - Procede et appareil pour un circuit numerique de multiplication des impulsions d'horloge - Google Patents

Procede et appareil pour un circuit numerique de multiplication des impulsions d'horloge Download PDF

Info

Publication number
CA2417021A1
CA2417021A1 CA002417021A CA2417021A CA2417021A1 CA 2417021 A1 CA2417021 A1 CA 2417021A1 CA 002417021 A CA002417021 A CA 002417021A CA 2417021 A CA2417021 A CA 2417021A CA 2417021 A1 CA2417021 A1 CA 2417021A1
Authority
CA
Canada
Prior art keywords
signal
circuit
oscillation
region
input
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
CA002417021A
Other languages
English (en)
Inventor
Kin Mun Lye
Jurianto Joe
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
National University of Singapore
Original Assignee
Individual
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Individual filed Critical Individual
Publication of CA2417021A1 publication Critical patent/CA2417021A1/fr
Abandoned legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K5/00Manipulating of pulses not covered by one of the other main groups of this subclass
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/60Methods or arrangements for performing computations using a digital non-denominational number representation, i.e. number representation without radix; Computing devices using combinations of denominational and non-denominational quantity representations, e.g. using difunction pulse trains, STEELE computers, phase computers
    • G06F7/68Methods or arrangements for performing computations using a digital non-denominational number representation, i.e. number representation without radix; Computing devices using combinations of denominational and non-denominational quantity representations, e.g. using difunction pulse trains, STEELE computers, phase computers using pulse rate multipliers or dividers pulse rate multipliers or dividers per se

Abstract

L'invention concerne une technique de multiplication des impulsions d'horloge, qui comprend l'excitation de deux circuits oscillants par un signal d'entrée. Un des circuits possède une entrée inversée. Ces circuits oscillants sont caractérisés par une fonction de transfert présentant une région instable bornée par deux régions stables. Les oscillations produites durant le fonctionnement de chacun des circuits dans les régions instables sont combinées afin de produire un signal dont la fréquence est un multiple de la fréquence d'entrée.
CA002417021A 2000-08-04 2000-08-04 Procede et appareil pour un circuit numerique de multiplication des impulsions d'horloge Abandoned CA2417021A1 (fr)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/IB2000/001164 WO2002013385A1 (fr) 2000-08-04 2000-08-04 Procede et appareil pour un circuit numerique de multiplication des impulsions d'horloge

Publications (1)

Publication Number Publication Date
CA2417021A1 true CA2417021A1 (fr) 2002-02-14

Family

ID=11003964

Family Applications (1)

Application Number Title Priority Date Filing Date
CA002417021A Abandoned CA2417021A1 (fr) 2000-08-04 2000-08-04 Procede et appareil pour un circuit numerique de multiplication des impulsions d'horloge

Country Status (7)

Country Link
JP (1) JP2004506370A (fr)
KR (1) KR20030028557A (fr)
CN (1) CN1454410A (fr)
AU (1) AU2000264633A1 (fr)
CA (1) CA2417021A1 (fr)
GB (1) GB2381679B (fr)
WO (1) WO2002013385A1 (fr)

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6630897B2 (en) 1999-10-28 2003-10-07 Cellonics Incorporated Pte Ltd Method and apparatus for signal detection in ultra wide-band communications
US20010031023A1 (en) * 1999-10-28 2001-10-18 Kin Mun Lye Method and apparatus for generating pulses from phase shift keying analog waveforms
US6452530B2 (en) 1999-10-28 2002-09-17 The National University Of Singapore Method and apparatus for a pulse decoding communication system using multiple receivers
US6907090B2 (en) 2001-03-13 2005-06-14 The National University Of Singapore Method and apparatus to recover data from pulses
US6498572B1 (en) * 2001-06-18 2002-12-24 The National University Of Singapore Method and apparatus for delta modulator and sigma delta modulator
US7054360B2 (en) 2001-11-05 2006-05-30 Cellonics Incorporated Pte, Ltd. Method and apparatus for generating pulse width modulated waveforms
US20030112862A1 (en) * 2001-12-13 2003-06-19 The National University Of Singapore Method and apparatus to generate ON-OFF keying signals suitable for communications
US6724269B2 (en) 2002-06-21 2004-04-20 Cellonics Incorporated Pte., Ltd. PSK transmitter and correlator receiver for UWB communications system
CN103929153B (zh) * 2013-01-11 2016-12-28 北大方正集团有限公司 一种倍频处理方法和装置

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5107264A (en) * 1990-09-26 1992-04-21 International Business Machines Corporation Digital frequency multiplication and data serialization circuits
JPH1174766A (ja) * 1997-08-27 1999-03-16 Sony Corp クロックパルス逓倍装置

Also Published As

Publication number Publication date
CN1454410A (zh) 2003-11-05
JP2004506370A (ja) 2004-02-26
GB0302538D0 (en) 2003-03-12
GB2381679B (en) 2004-07-28
KR20030028557A (ko) 2003-04-08
WO2002013385A1 (fr) 2002-02-14
AU2000264633A1 (en) 2002-02-18
GB2381679A (en) 2003-05-07

Similar Documents

Publication Publication Date Title
US6061418A (en) Variable clock divider with selectable duty cycle
WO2002031980A2 (fr) Generation d'un signal de phase cyclique a partir d'une seule source d'horloge par interpolation de la phase courante
JPH07212225A (ja) 分数位相シフト環状発振器装置
TW200421712A (en) Spread spectrum clock generation circuit, jitter generation circuit and semiconductor device
KR100395213B1 (ko) 직교 신호 발생기 및 직교 신호 위상 오류 보정 방법
JPH0645882A (ja) 制御発振器
US20140049328A1 (en) Ring oscillator timer circuit
US3440448A (en) Generator for producing symmetrical triangular waves of variable repetition rate
CA2417021A1 (fr) Procede et appareil pour un circuit numerique de multiplication des impulsions d'horloge
TWI726791B (zh) 訊號除頻器、訊號分佈系統與其相關方法
US5739725A (en) Digitally controlled oscillator circuit
EP1891737B1 (fr) Systeme et procede de reduction de la reponse transitoire dans une boucle a phase asservie n fractionnelle
US6737901B2 (en) Integrable, controllable delay device, delay device in a control loop, and method for delaying a clock signal using a delay device
US4360767A (en) Motor speed control apparatus
US5606293A (en) Clock generator for microcomputer having reduced start-up time
US5278521A (en) Power saving frequency synthesizer with fast pull-in feature
US3914711A (en) Gated oscillator having constant average d.c. output voltage during on and off times
US6392498B1 (en) Method and apparatus for a digital clock multiplication circuit
US6222423B1 (en) Voltage controlled ring oscillator delay
US7312668B2 (en) High resolution PWM generator or digitally controlled oscillator
US6661298B2 (en) Method and apparatus for a digital clock multiplication circuit
US20040027181A1 (en) Clock multiplying PLL circuit
US6979990B2 (en) Reference voltage generator for frequency divider and method thereof
US20090085630A1 (en) Arbitrary clock circuit and applications thereof
EP0780977B1 (fr) Elément déphaseur numérique de précision

Legal Events

Date Code Title Description
FZDE Dead