AU2000264633A1 - Method and apparatus for a digital clock multiplication circuit - Google Patents
Method and apparatus for a digital clock multiplication circuitInfo
- Publication number
- AU2000264633A1 AU2000264633A1 AU2000264633A AU6463300A AU2000264633A1 AU 2000264633 A1 AU2000264633 A1 AU 2000264633A1 AU 2000264633 A AU2000264633 A AU 2000264633A AU 6463300 A AU6463300 A AU 6463300A AU 2000264633 A1 AU2000264633 A1 AU 2000264633A1
- Authority
- AU
- Australia
- Prior art keywords
- multiplication circuit
- digital clock
- clock multiplication
- digital
- circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/60—Methods or arrangements for performing computations using a digital non-denominational number representation, i.e. number representation without radix; Computing devices using combinations of denominational and non-denominational quantity representations, e.g. using difunction pulse trains, STEELE computers, phase computers
- G06F7/68—Methods or arrangements for performing computations using a digital non-denominational number representation, i.e. number representation without radix; Computing devices using combinations of denominational and non-denominational quantity representations, e.g. using difunction pulse trains, STEELE computers, phase computers using pulse rate multipliers or dividers pulse rate multipliers or dividers per se
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Pure & Applied Mathematics (AREA)
- Mathematical Analysis (AREA)
- Mathematical Optimization (AREA)
- Mathematical Physics (AREA)
- Computing Systems (AREA)
- General Engineering & Computer Science (AREA)
- Computational Mathematics (AREA)
- Nonlinear Science (AREA)
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
- Manipulation Of Pulses (AREA)
- Inductance-Capacitance Distribution Constants And Capacitance-Resistance Oscillators (AREA)
- Oscillators With Electromechanical Resonators (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
PCT/IB2000/001164 WO2002013385A1 (en) | 2000-08-04 | 2000-08-04 | Method and apparatus for a digital clock multiplication circuit |
Publications (1)
Publication Number | Publication Date |
---|---|
AU2000264633A1 true AU2000264633A1 (en) | 2002-02-18 |
Family
ID=11003964
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
AU2000264633A Abandoned AU2000264633A1 (en) | 2000-08-04 | 2000-08-04 | Method and apparatus for a digital clock multiplication circuit |
Country Status (7)
Country | Link |
---|---|
JP (1) | JP2004506370A (en) |
KR (1) | KR20030028557A (en) |
CN (1) | CN1454410A (en) |
AU (1) | AU2000264633A1 (en) |
CA (1) | CA2417021A1 (en) |
GB (1) | GB2381679B (en) |
WO (1) | WO2002013385A1 (en) |
Families Citing this family (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6452530B2 (en) * | 1999-10-28 | 2002-09-17 | The National University Of Singapore | Method and apparatus for a pulse decoding communication system using multiple receivers |
US20010031023A1 (en) * | 1999-10-28 | 2001-10-18 | Kin Mun Lye | Method and apparatus for generating pulses from phase shift keying analog waveforms |
US6630897B2 (en) | 1999-10-28 | 2003-10-07 | Cellonics Incorporated Pte Ltd | Method and apparatus for signal detection in ultra wide-band communications |
US6907090B2 (en) | 2001-03-13 | 2005-06-14 | The National University Of Singapore | Method and apparatus to recover data from pulses |
US6498572B1 (en) * | 2001-06-18 | 2002-12-24 | The National University Of Singapore | Method and apparatus for delta modulator and sigma delta modulator |
US7054360B2 (en) | 2001-11-05 | 2006-05-30 | Cellonics Incorporated Pte, Ltd. | Method and apparatus for generating pulse width modulated waveforms |
US20030112862A1 (en) * | 2001-12-13 | 2003-06-19 | The National University Of Singapore | Method and apparatus to generate ON-OFF keying signals suitable for communications |
US6724269B2 (en) | 2002-06-21 | 2004-04-20 | Cellonics Incorporated Pte., Ltd. | PSK transmitter and correlator receiver for UWB communications system |
CN103929153B (en) * | 2013-01-11 | 2016-12-28 | 北大方正集团有限公司 | A kind of frequency doubling treatment method and device |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5107264A (en) * | 1990-09-26 | 1992-04-21 | International Business Machines Corporation | Digital frequency multiplication and data serialization circuits |
JPH1174766A (en) * | 1997-08-27 | 1999-03-16 | Sony Corp | Cock pulse multiplier |
-
2000
- 2000-08-04 WO PCT/IB2000/001164 patent/WO2002013385A1/en active Application Filing
- 2000-08-04 JP JP2002518620A patent/JP2004506370A/en not_active Withdrawn
- 2000-08-04 GB GB0302538A patent/GB2381679B/en not_active Expired - Fee Related
- 2000-08-04 AU AU2000264633A patent/AU2000264633A1/en not_active Abandoned
- 2000-08-04 CA CA002417021A patent/CA2417021A1/en not_active Abandoned
- 2000-08-04 CN CN00819866A patent/CN1454410A/en active Pending
- 2000-08-04 KR KR10-2003-7001495A patent/KR20030028557A/en not_active Application Discontinuation
Also Published As
Publication number | Publication date |
---|---|
JP2004506370A (en) | 2004-02-26 |
KR20030028557A (en) | 2003-04-08 |
GB0302538D0 (en) | 2003-03-12 |
WO2002013385A1 (en) | 2002-02-14 |
CA2417021A1 (en) | 2002-02-14 |
GB2381679A (en) | 2003-05-07 |
CN1454410A (en) | 2003-11-05 |
GB2381679B (en) | 2004-07-28 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
AU2001235279A1 (en) | Method and apparatus for balanced electronic operations | |
GB0030735D0 (en) | Method of co-simulating a digital circuit | |
AU2001238486A1 (en) | Method and apparatus for conducting or facilitating a promotion | |
AU2002218798A1 (en) | Digital phase detector circuit and method therefor | |
AU2001291073A1 (en) | Methods and apparatus for clock management based on environmental conditions | |
AUPQ055999A0 (en) | A method and apparatus (npage01) | |
AU2615701A (en) | Method and apparatus for electronic commerce using a telephone interface | |
AU2327499A (en) | Circuit and method for service clock recovery | |
AU2001292914A1 (en) | Method and apparatus for digital shopping | |
AU2001272527A1 (en) | Method and apparatus for ordering electronic data | |
AU2001280373A1 (en) | A method and an electronic apparatus for positioning a cursor on a display | |
AUPP868899A0 (en) | A method and apparatus(IJ46P1C) | |
AUPP868799A0 (en) | A method and apparatus(IJ46P1B) | |
AU3822099A (en) | Digital filter and method for performing a multiplication based on a look-up table | |
AU2003206410A1 (en) | Method and apparatus for clock generation using reference signal selection | |
AUPP869099A0 (en) | A method and apparatus(IJ46P1E) | |
AU5046999A (en) | Method for adapting an electronic device on a watch | |
EP1289151A4 (en) | A digital data transforming method | |
AU2000264633A1 (en) | Method and apparatus for a digital clock multiplication circuit | |
AUPP868699A0 (en) | A method and apparatus(IJ46P1A) | |
AU2002240491A1 (en) | Circuit and method for generating a varying frequency clock signal | |
AUPP869199A0 (en) | A method and apparatus(IJ46P1F) | |
AU2000272892A1 (en) | Electronic circuit and method for testing a line | |
AU2002310382A1 (en) | Method and apparatus for a clock circuit | |
HK1035977A1 (en) | A method and a circuit for retiming a digital datasignal |