CA2012668A1 - Cellule de memoire vive statique a quatre transistors - Google Patents
Cellule de memoire vive statique a quatre transistorsInfo
- Publication number
- CA2012668A1 CA2012668A1 CA2012668A CA2012668A CA2012668A1 CA 2012668 A1 CA2012668 A1 CA 2012668A1 CA 2012668 A CA2012668 A CA 2012668A CA 2012668 A CA2012668 A CA 2012668A CA 2012668 A1 CA2012668 A1 CA 2012668A1
- Authority
- CA
- Canada
- Prior art keywords
- transistors
- pair
- static ram
- ram cell
- during
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/403—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells with charge regeneration common to a multiplicity of memory cells, i.e. external refresh
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/41—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger
- G11C11/412—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger using field-effect transistors only
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/41—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger
- G11C11/413—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing, timing or power reduction
- G11C11/417—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing, timing or power reduction for memory cells of the field-effect type
- G11C11/418—Address circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/41—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger
- G11C11/413—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing, timing or power reduction
- G11C11/417—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing, timing or power reduction for memory cells of the field-effect type
- G11C11/419—Read-write [R-W] circuits
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S257/00—Active solid-state devices, e.g. transistors, solid-state diodes
- Y10S257/903—FET configuration adapted for use as static memory cell
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Dram (AREA)
- Static Random-Access Memory (AREA)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US390,086 | 1989-08-07 | ||
US07/390,086 US5020028A (en) | 1989-08-07 | 1989-08-07 | Four transistor static RAM cell |
Publications (2)
Publication Number | Publication Date |
---|---|
CA2012668A1 true CA2012668A1 (fr) | 1991-02-07 |
CA2012668C CA2012668C (fr) | 2000-08-01 |
Family
ID=23540990
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CA002012668A Expired - Fee Related CA2012668C (fr) | 1989-08-07 | 1990-03-21 | Cellule de memoire vive statique a quatre transistors |
Country Status (7)
Country | Link |
---|---|
US (1) | US5020028A (fr) |
JP (1) | JPH0482080A (fr) |
CA (1) | CA2012668C (fr) |
DE (1) | DE4014228A1 (fr) |
FR (1) | FR2650694B3 (fr) |
GB (1) | GB2234873B (fr) |
IT (1) | IT1245983B (fr) |
Families Citing this family (18)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5264741A (en) * | 1992-06-19 | 1993-11-23 | Aptix Corporation | Low current, fast, CMOS static pullup circuit for static random-access memories |
KR0121992B1 (ko) * | 1993-03-03 | 1997-11-12 | 모리시다 요이치 | 반도체장치 및 그 제조방법 |
US5475633A (en) * | 1994-06-01 | 1995-12-12 | Intel Corporation | Cache memory utilizing pseudo static four transistor memory cell |
US5793671A (en) * | 1997-01-21 | 1998-08-11 | Advanced Micro Devices, Inc. | Static random access memory cell utilizing enhancement mode N-channel transistors as load elements |
US5881010A (en) * | 1997-05-15 | 1999-03-09 | Stmicroelectronics, Inc. | Multiple transistor dynamic random access memory array architecture with simultaneous refresh of multiple memory cells during a read operation |
FR2769746B1 (fr) * | 1997-10-14 | 2000-01-28 | St Microelectronics Sa | Dispositif de memoire vive dynamique a duree de rafraichissement reduite, et procede correspondant de rafraichissement |
GB9721654D0 (en) * | 1997-10-14 | 1997-12-10 | Willey Robinson Ltd | Gas heating apparatus |
US6040991A (en) * | 1999-01-04 | 2000-03-21 | International Business Machines Corporation | SRAM memory cell having reduced surface area |
US6442060B1 (en) * | 2000-05-09 | 2002-08-27 | Monolithic System Technology, Inc. | High-density ratio-independent four-transistor RAM cell fabricated with a conventional logic process |
US6370052B1 (en) | 2000-07-19 | 2002-04-09 | Monolithic System Technology, Inc. | Method and structure of ternary CAM cell in logic process |
US6614124B1 (en) | 2000-11-28 | 2003-09-02 | International Business Machines Corporation | Simple 4T static ram cell for low power CMOS applications |
JP4219663B2 (ja) * | 2002-11-29 | 2009-02-04 | 株式会社ルネサステクノロジ | 半導体記憶装置及び半導体集積回路 |
US7403426B2 (en) * | 2005-05-25 | 2008-07-22 | Intel Corporation | Memory with dynamically adjustable supply |
JP5415672B2 (ja) * | 2006-12-19 | 2014-02-12 | ルネサスエレクトロニクス株式会社 | 半導体装置 |
US8213257B2 (en) * | 2010-08-09 | 2012-07-03 | Faraday Technology Corp. | Variation-tolerant word-line under-drive scheme for random access memory |
KR102003930B1 (ko) * | 2012-07-31 | 2019-07-25 | 삼성전자주식회사 | 불휘발성 메모리 장치의 데이터 라이팅 제어방법 및 웨어레벨링 제어 기능을 가지는 메모리 콘트롤러 |
US10614877B1 (en) | 2019-01-10 | 2020-04-07 | International Business Machines Corporation | 4T static random access memory bitcell retention |
US10885967B2 (en) * | 2019-01-14 | 2021-01-05 | Micron Technology, Inc. | Systems and methods for improving power efficiency in refreshing memory banks |
Family Cites Families (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3541530A (en) * | 1968-01-15 | 1970-11-17 | Ibm | Pulsed power four device memory cell |
US3836892A (en) * | 1972-06-29 | 1974-09-17 | Ibm | D.c. stable electronic storage utilizing a.c. stable storage cell |
JPS5415736B2 (fr) * | 1972-11-24 | 1979-06-16 | ||
JPS5615073B2 (fr) * | 1973-10-11 | 1981-04-08 | ||
JPS5140830A (fr) * | 1974-10-04 | 1976-04-06 | Nippon Electric Co | |
US3949383A (en) * | 1974-12-23 | 1976-04-06 | Ibm Corporation | D. C. Stable semiconductor memory cell |
US4023149A (en) * | 1975-10-28 | 1977-05-10 | Motorola, Inc. | Static storage technique for four transistor IGFET memory cell |
US4334293A (en) * | 1978-07-19 | 1982-06-08 | Texas Instruments Incorporated | Semiconductor memory cell with clocked voltage supply from data lines |
JPS62273694A (ja) * | 1986-05-22 | 1987-11-27 | Sony Corp | センスアンプ |
JPS6381694A (ja) * | 1986-09-26 | 1988-04-12 | Sony Corp | メモリセル回路 |
US4796227A (en) * | 1987-03-17 | 1989-01-03 | Schlumberger Systems And Services, Inc. | Computer memory system |
-
1989
- 1989-08-07 US US07/390,086 patent/US5020028A/en not_active Expired - Lifetime
-
1990
- 1990-03-21 CA CA002012668A patent/CA2012668C/fr not_active Expired - Fee Related
- 1990-04-20 GB GB9008961A patent/GB2234873B/en not_active Expired - Fee Related
- 1990-05-03 FR FR909005570A patent/FR2650694B3/fr not_active Expired - Lifetime
- 1990-05-03 DE DE4014228A patent/DE4014228A1/de not_active Withdrawn
- 1990-07-11 JP JP2181705A patent/JPH0482080A/ja active Pending
- 1990-08-03 IT IT00945490A patent/IT1245983B/it active IP Right Grant
Also Published As
Publication number | Publication date |
---|---|
FR2650694B3 (fr) | 1991-11-29 |
DE4014228A1 (de) | 1991-02-14 |
CA2012668C (fr) | 2000-08-01 |
GB9008961D0 (en) | 1990-06-20 |
IT9009454A1 (it) | 1991-02-08 |
IT1245983B (it) | 1994-11-07 |
IT9009454A0 (it) | 1990-08-03 |
US5020028A (en) | 1991-05-28 |
FR2650694A1 (fr) | 1991-02-08 |
GB2234873A (en) | 1991-02-13 |
GB2234873B (en) | 1994-07-27 |
JPH0482080A (ja) | 1992-03-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CA2012668A1 (fr) | Cellule de memoire vive statique a quatre transistors | |
US4310900A (en) | Memory device with different read and write power levels | |
EP0129651A2 (fr) | Mémoire dynamique semi-conductrice avec des amplificateurs de lecture | |
KR910005308A (ko) | 반도체 메모리 | |
GB1402918A (en) | Memory system | |
TW249851B (fr) | ||
EP0293933A3 (fr) | Circuit de mémoire dynamique à schéma de détection | |
GB1530113A (en) | Matrix memory including an array of alterable threshold semiconductor storage elements | |
DE3781294D1 (de) | Halbleiterspeicheranordnung. | |
GB1224936A (en) | Memory cell | |
EP0031488A3 (fr) | Cellule de mémoire et son application dans un système de mémoire utilisant une matrice à accès aléatoire | |
US5017815A (en) | Sense amplifier with selective pull up | |
GB1535859A (en) | Semiconductor memory cells | |
US4665507A (en) | Semiconductor memory having load devices controlled by a write signal | |
GB1502925A (en) | Random access semiconductor memories | |
JPS57109190A (en) | Semiconductor storage device and its manufacture | |
US4380055A (en) | Static RAM memory cell | |
GB1369767A (en) | Semiconductor memory | |
JPH0223958B2 (fr) | ||
KR19990036464A (ko) | 반도체 기억 장치 | |
GB1220000A (en) | Associative memory | |
GB1260603A (en) | Storage circuit | |
JPS55101185A (en) | Semiconductor memory device | |
JPH04205787A (ja) | マルチポートメモリ | |
KR850008238A (ko) | 반도체 기억장치 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
EEER | Examination request | ||
MKLA | Lapsed |