CA1259707A - Microprocessor assisted data block transfer apparatus - Google Patents

Microprocessor assisted data block transfer apparatus

Info

Publication number
CA1259707A
CA1259707A CA000508902A CA508902A CA1259707A CA 1259707 A CA1259707 A CA 1259707A CA 000508902 A CA000508902 A CA 000508902A CA 508902 A CA508902 A CA 508902A CA 1259707 A CA1259707 A CA 1259707A
Authority
CA
Canada
Prior art keywords
memory
data
bus
peripheral
data bus
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
CA000508902A
Other languages
English (en)
French (fr)
Inventor
Tony J. Kozlik
Ronald J. Freimark
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Honeywell Inc
Original Assignee
Honeywell Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Honeywell Inc filed Critical Honeywell Inc
Application granted granted Critical
Publication of CA1259707A publication Critical patent/CA1259707A/en
Expired legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/28—Handling requests for interconnection or transfer for access to input/output bus using burst mode transfer, e.g. direct memory access DMA, cycle steal
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/10—Program control for peripheral devices
    • G06F13/12—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor
    • G06F13/124—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor where hardware is a sequential transfer control unit, e.g. microprocessor, peripheral processor or state-machine
    • G06F13/128—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor where hardware is a sequential transfer control unit, e.g. microprocessor, peripheral processor or state-machine for dedicated transfers to a network
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/40—Bus structure
    • G06F13/4004—Coupling between buses
    • G06F13/4027—Coupling between buses using bus bridges
    • G06F13/404—Coupling between buses using bus bridges with address mapping

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Bus Control (AREA)
  • Microcomputers (AREA)
  • Iron Core Of Rotating Electric Machines (AREA)
CA000508902A 1985-07-01 1986-05-12 Microprocessor assisted data block transfer apparatus Expired CA1259707A (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US75043385A 1985-07-01 1985-07-01
US750,433 1985-07-01

Publications (1)

Publication Number Publication Date
CA1259707A true CA1259707A (en) 1989-09-19

Family

ID=25017855

Family Applications (1)

Application Number Title Priority Date Filing Date
CA000508902A Expired CA1259707A (en) 1985-07-01 1986-05-12 Microprocessor assisted data block transfer apparatus

Country Status (7)

Country Link
EP (1) EP0207472A3 (OSRAM)
JP (1) JPS629455A (OSRAM)
AU (1) AU589649B2 (OSRAM)
CA (1) CA1259707A (OSRAM)
IN (1) IN164933B (OSRAM)
NO (1) NO173305C (OSRAM)
ZA (1) ZA863643B (OSRAM)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO1992006566A1 (en) * 1990-10-01 1992-04-16 Motorola, Inc. A single instruction data transfer method and apparatus
JP3023029B2 (ja) * 1992-02-06 2000-03-21 三菱電機株式会社 シェルフ構成におけるカード間通信方式
US5664152A (en) * 1995-06-06 1997-09-02 Hewlett-Packard Company Multiple segmenting of main memory to streamline data paths in a computing system
US5603051A (en) * 1995-06-06 1997-02-11 Hewlett-Packard Company Input/output processor with a local memory providing shared resources for a plurality of input/output interfaces on an I/O bus
US5938751A (en) * 1997-08-15 1999-08-17 Compaq Computer Corporation Bus ring-back and voltage over-shoot reduction techniques coupled with hot-pluggability

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CA1148265A (en) * 1979-07-30 1983-06-14 John M. Dinwiddie, Jr. High performance i/o controller for transferring data between a host processor and multiple i/o units
US4344130A (en) * 1979-09-26 1982-08-10 Sperry Corporation Apparatus to execute DMA transfer between computing devices using a block move instruction

Also Published As

Publication number Publication date
JPS629455A (ja) 1987-01-17
NO861836L (no) 1987-01-02
IN164933B (OSRAM) 1989-07-08
ZA863643B (en) 1987-01-28
NO173305B (no) 1993-08-16
AU589649B2 (en) 1989-10-19
AU5941286A (en) 1987-01-08
EP0207472A2 (en) 1987-01-07
NO173305C (no) 1993-11-24
EP0207472A3 (en) 1988-08-31

Similar Documents

Publication Publication Date Title
US4539637A (en) Method and apparatus for handling interprocessor calls in a multiprocessor system
US4679166A (en) Co-processor combination
US4688166A (en) Direct memory access controller supporting multiple input/output controllers and memory units
GB2137383A (en) Computer co-processor combination
US5146605A (en) Direct control facility for multiprocessor network
CA1261071A (en) Microprocessor assisted memory to memory move apparatus
CA1259707A (en) Microprocessor assisted data block transfer apparatus
JP2718254B2 (ja) ベクトル処理装置
US4855902A (en) Microprocessor assisted data block transfer apparatus
EP0270680A1 (en) Boot loading system in a multi-processor system
JPH0650863B2 (ja) 直接データ転送のためのインターフエース
KR19990071464A (ko) 범용멀티소스인터럽트구성을갖는고체데이터프로세서
JPH0644251B2 (ja) デ−タ処理装置
US6119191A (en) Performing PCI access cycles through PCI bridge hub routing
EP0118669A2 (en) Channel subsystem
JPS62239235A (ja) オペレ−シヨンコ−ドの高速比較動作を備えたデ−タプロセツサ
US5524260A (en) Register access control device comprising a busy/free indicating unit for allowing and disallowing access of a processing unit to a parameter register
US5564057A (en) Microprocessor architecture which facilitates input/output utilizing pairs of registers which the same address
KR100204616B1 (ko) 효율적인 파우어 온 초기화를 갖는 정보 처리 시스템
US3523283A (en) Data processing system including means for interrupting a program being executed
JPS61217834A (ja) デ−タ処理装置
JPS60230253A (ja) データ処理方法および装置
EP0439594B1 (en) Device for interfacing a main processor bus connected to a main processor to a peripheral bus having a number of peripheral devices connected thereto
JP2841432B2 (ja) データ転送装置
CA1283222C (en) Microprocessor having separate instruction and data interfaces

Legal Events

Date Code Title Description
MKEX Expiry